Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LM5165XDRCR

Texas Instruments · DC-DC Converters · WSON-10-EP(3x3)

LM5165XDRCR from Texas Instruments, in a WSON-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW tri_state Switching node internally connected to the drain of the high-side PMOS buck switch and drain of the low-side NMOS synchronous rectifier; connect to the switching side of the power inductor.
2 VIN power_in Regulator supply input pin to high-side power MOSFET and internal bias rail LDO; path from VIN to input capacitor must be as short as possible.
3 ILIM input Programming pin for current limit that selects one of four preset options when appropriate resistor is connected from ILIM to GND; short ILIM to GND for maximum current setting.
4 SS input Programming pin for soft-start time; if 100-kΩ resistor connected to GND, soft-start is disabled; if open, soft-start ramps in 900 µs; programmable with external capacitance.
5 RT input Mode selection and on-time programming pin for COT control; short to GND to select PFM operation, or connect resistor to GND to program on-time and set switching frequency.
6 PGOOD tri_state Power Good output flag pin connected to drain of internal NFET that holds pin low when FB or VOUT is below regulation target; use 10 kΩ to 100 kΩ pullup resistor to system voltage rail or VOUT (no higher than 12 V).
7 EN input Input pin of precision enable / UVLO comparator; converter is enabled when EN voltage is greater than 1.212 V.
8 VOUT input Feedback input to voltage regulation loop; VOUT pin connects internal feedback resistor divider to regulator output voltage for fixed 3.3-V and 5-V options.
9 HYS tri_state Drain of internal NFET that is turned off when EN input is greater than EN threshold; external resistor from HYS to EN pin UVLO resistor divider programs input UVLO hysteresis voltage.
10 GND power_in Regulator ground return.
11 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-10-EP(3x3)
Category Power Management (PMIC)
Pins 11

CAD (KiCad official)

  • Symbol: LM5165XDRCR
  • Footprint: Package_SON:VSON-10-1EP_3x3mm_P0.5mm_EP1.2x2mm
  • 3D model: WSON-10-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: lm5165xdrcr-etched.step / lm5165xdrcr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5165xdrcr.step / lm5165xdrcr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 a339b608f69984d4, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF