main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers lm5134bmf: viewers · Ray 7d ago
lm5134bmf-etched.glb Publish 0.1.0 · Ray 7d ago
lm5134bmf-etched.step lm5134bmf: factory component page (tier=mfr) · Ray 7d ago
lm5134bmf-hero.glb lm5134bmf: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
lm5134bmf-hero.overlay.json Publish 0.1.0 · Ray 7d ago
lm5134bmf.glb Publish 0.1.0 · Ray 7d ago
lm5134bmf.kicad_mod Publish 0.1.0 · Ray 7d ago
lm5134bmf.kicad_sym Publish 0.1.0 · Ray 7d ago
lm5134bmf.lbr Publish 0.1.0 · Ray 7d ago
lm5134bmf.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
verification.json Verified: Published by the parts factory: tier mfr, 6 pins · Ray 7d ago

LM5134BMF

Texas Instruments · Pre-ordered Chips · SOT-23-6

LM5134BMF from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Gate drive supply that must be locally decoupled to VSS with a low ESR/ESL capacitor placed as close as possible to the IC, with VDD specified from 4 V to 12.6 V.
2 PILOT output Gate drive output for an external turnoff FET that should be connected to the gate of a small turnoff MOSFET with a short, low-inductance path.
3 OUT output Gate drive output for the power FET that should be connected to the power FET gate with a short, low-inductance path, where a gate resistor can be used to eliminate potential gate oscillations.
4 VSS power_in Ground reference to which all signals are referenced.
5 INB input Inverting logic input that should be connected to VSS when not used.
6 IN input Non-inverting logic input that should be connected to VDD when not used.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Interface ICs
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Gate drive supply voltage (VDD operating voltage) VDD 4 12.6 V Operating free-air temperature range 4
Operating junction temperature TJ -40 125 °C 4
Pin voltage VDD to VSS VDD -0.3 14 V 3
Pin voltage IN, INB to VSS VIN -0.3 14 V 3
Junction temperature TJ 150 °C 3
Storage temperature Tstg -55 150 °C 3
VDD undervoltage lockout (VDD rising) UVLO 3.25 4 V TJ = -40°C to +125°C 4
VDD undervoltage lockout hysteresis 0.36 V 4
VDD undervoltage lockout to main output delay time 500 ns VDD rising 4
VDD quiescent current IDD 2 mA IN = INB = VDD, TJ = -40°C to +125°C 4
VDD quiescent current IDD 0.8 mA IN = INB = VDD, TJ = 25°C 4
Main output resistance pulling down (SOT23-6) RON-DW 0.45 Ω VDD = 10 V, IOUT = -100 mA, TJ = -40°C to +125°C 4
Main output resistance pulling down (SOT23-6) RON-DW 0.5 Ω VDD = 4.5 V, IOUT = -100 mA, TJ = -40°C to +125°C 4
Main output resistance pulling up (SOT23-6) RON-UP 1.3 Ω VDD = 10 V, IOUT = 50 mA, TJ = -40°C to +125°C 5
Main output resistance pulling up (SOT23-6) RON-UP 1.9 Ω VDD = 4.5 V, IOUT = 50 mA, TJ = -40°C to +125°C 5
Power-off pulldown resistance 1.5 10 Ω VDD = 0 V, IOUT = -10 mA 4
Power-off pulldown clamp voltage 0.7 1 V VDD = 0 V, IOUT = -10 mA 4
Peak sink current (OUT) 7.6 A CL = 10,000 pF 4
Peak source current (OUT) 4.5 A CL = 10,000 pF 5
PILOT output resistance pulling down RONP-DW 9 Ω VDD = 10 V, IOUT = -100 mA, TJ = -40°C to +125°C 5
PILOT output resistance pulling down RONP-DW 12 Ω VDD = 4.5 V, IOUT = -100 mA, TJ = -40°C to +125°C 5
PILOT output resistance pulling up RONP-UP 11 Ω VDD = 10 V, IOUT = 50 mA, TJ = -40°C to +125°C 5
PILOT output resistance pulling up RONP-UP 20 Ω VDD = 4.5 V, IOUT = 50 mA, TJ = -40°C to +125°C 5
PILOT peak sink current 820 mA CL = 330 pF 5
PILOT peak source current 660 mA CL = 330 pF 5
Logic 1 input voltage (LM5134B) VIH 2.4 V TJ = -40°C to +125°C 5
Logic 0 input voltage (LM5134B) VIL 0.8 V TJ = -40°C to +125°C 5
Logic-input hysteresis (LM5134B) VHYS 0.68 V 5
Logic-input current 0.001 µA INB = VDD or 0, TJ = 25°C 5
Logic-input current 10 µA INB = VDD or 0, TJ = -40°C to +125°C 5
OUT rise time tR 20 ns VDD = 10 V, CL = 10,000 pF 6
OUT fall time tF 7.2 ns VDD = 10 V, CL = 10,000 pF 6
OUT turnon propagation delay tD-ON 17 40 ns VDD = 10 V, CL = 1000 pF, TJ = 25°C (max at TJ = -40°C to +125°C) 6
OUT turnoff propagation delay tD-OFF 12 25 ns VDD = 10 V, CL = 1000 pF, TJ = 25°C (max at TJ = -40°C to +125°C) 6
OUT turnon propagation delay tD-ON 26 50 ns VDD = 4.5 V, CL = 1000 pF, TJ = 25°C (max at TJ = -40°C to +125°C) 6
OUT turnoff propagation delay tD-OFF 20 45 ns VDD = 4.5 V, CL = 1000 pF, TJ = 25°C (max at TJ = -40°C to +125°C) 6
Main output break-before-make time 2.5 ns 6
Thermal resistance junction to ambient (SOT23-6) θJA 90 °C/W SOT23-6 5
Junction-to-ambient thermal resistance (DBV SOT-23) RθJA 105.9 °C/W DBV (SOT-23), 6 pins 4

CAD (KiCad official)

  • Symbol: LM5134BMF
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: lm5134bmf-etched.step / lm5134bmf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5134bmf.step / lm5134bmf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 82bbc6c7368a146e, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF