component
LM5117PSQ
Public Made by Adomby adom
Texas Instruments DC-DC Controllers, WQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| lm5117psq-etched.glb | 17d ago |
| lm5117psq-etched.step | 17d ago |
| lm5117psq-hero.glb | 17d ago |
| lm5117psq-hero.overlay.json | 17d ago |
| lm5117psq.glb | 17d ago |
| lm5117psq.kicad_mod | 17d ago |
| lm5117psq.kicad_sym | 17d ago |
| lm5117psq.lbr | 17d ago |
| lm5117psq.step | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
LM5117PSQ
Texas Instruments · DC-DC Controllers · WQFN-24-EP(4x4)
LM5117PSQ from Texas Instruments, in a WQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DEMB | input | Optional logic input that enables diode emulation when low; a 50 kΩ internal pull-down holds it low, enabling diode emulation, if the pin is left floating. |
| 2 | RES | output | Restart timer pin; a capacitor sets the off time in hiccup mode, which starts after 256 consecutive PWM cycles of cycle-by-cycle current limiting, and a 10 µA source charges it to the 1.25 V restart threshold. |
| 3 | SS | input | Soft-start pin; an external capacitor and an internal 10 µA source set the error amplifier reference ramp rate, and SS is held low when VCC < 5 V, UVLO < 1.25 V, or during thermal shutdown. |
| 4 | RT | input | Oscillator programming pin set by a single resistor to AGND, with a recommended maximum oscillator frequency of 750 kHz; it can be synchronized to an external clock through a small coupling capacitor. |
| 5 | AGND | power_in | Analog ground, the return for the internal 0.8 V voltage reference and analog circuits. |
| 6 | NC | unconnected | No electrical contact. |
| 7 | VCCDIS | input | Optional input that disables the internal VCC regulator when above 1.25 V; it has an internal 500 kΩ pull-down that keeps the VCC regulator enabled when floating. |
| 8 | FB | input | Feedback pin, the inverting input of the internal error amplifier, with a regulation threshold of 0.8 V set by the output resistor divider. |
| 9 | COMP | output | Output of the internal error amplifier; the loop compensation network is connected between this pin and FB. |
| 10 | CM | output | Current monitor output providing the average sensed inductor current; connect it directly between CM and AGND, and leave it floating when unused. |
| 11 | RAMP | input | PWM ramp signal pin; an external resistor and capacitor connected between SW, RAMP and AGND set the PWM ramp slope. |
| 12 | CS | input | Current sense amplifier input, connected to the high side of the current sense resistor. |
| 13 | CSG | power_in | Kelvin ground connection to the current sense resistor, connected directly to its low side. |
| 14 | PGND | power_in | Power ground return for the low-side NMOS gate driver, connected directly to the low side of the current sense resistor. |
| 15 | LO | output | Low-side NMOS gate drive output, connected to the low-side synchronous NMOS gate through a short, low-inductance path. |
| 16 | VCC | power_in | Bias supply pin that must be locally decoupled to PGND with a low ESR/ESL capacitor placed as close to the controller as possible; the datasheet recommends a supply range of 5.5 V to 14 V. |
| 17 | NC | unconnected | No electrical contact. |
| 18 | SW | output | Switching node of the buck regulator, connected to the bootstrap capacitor, the high-side NMOS source and the low-side NMOS drain through a short, low-inductance path. |
| 19 | HO | output | High-side NMOS gate drive output, connected to the high-side NMOS gate through a short, low-inductance path. |
| 20 | HB | power_in | High-side driver supply for the bootstrap gate drive, connected to the bootstrap diode cathode and bootstrap capacitor and placed as close to the controller as possible. |
| 21 | NC | unconnected | No electrical contact. |
| 22 | VIN | power_in | Supply voltage input for the VCC regulator; recommended operating range is 5.5 V to 65 V, with an absolute maximum of 75 V. |
| 23 | NC | unconnected | No electrical contact. |
| 24 | UVLO | input | Undervoltage lockout programming pin: below 0.4 V the regulator shuts down, 0.4 V to 1.25 V gives standby with no switching, and above 1.25 V enables switching, with a 20 µA source providing hysteresis through the external resistors. |
| 25 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WQFN-24-EP(4x4) |
| Category | Power Supply Chip |
| Pins | 25 |
CAD (KiCad official)
- Symbol:
LM5117PSQ - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm - 3D model: WQFN-24-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
lm5117psq-etched.step/lm5117psq-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lm5117psq.step/lm5117psq.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (49 pp, sha256
9e27f24e84faebf5, retrieved 2026-10-08, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).