component
LM5102MM
Public Made by Adomby adom
Texas Instruments Gate Drivers, VSSOP-10-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+46@@ -0,0 +1,46 @@+# LM5102MM++**Texas Instruments** · Gate Drivers · VSSOP-10-0.5mm++LM5102MM from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VDD | power_in | Positive gate drive supply; decouple to VSS with low ESR/ESL capacitor placed as close to the IC as possible, with recommended VDD of 9 V to 14 V and absolute maximum of 18 V. |+| 2 | HB | power_in | High-side gate driver bootstrap rail; connect the positive terminal of the bootstrap capacitor here, with HB recommended at VHS + 8 V to VHS + 14 V and absolute maximum VHB to VHS of 18 V. |+| 3 | HO | output | High-side gate driver output, connected to the gate of the high-side MOSFET through a short, low-inductance path. |+| 4 | HS | power_in | High-side MOSFET source connection and bootstrap capacitor negative terminal; recommended HS range is -1 V to 100 V with slew rate below 50 V/ns. |+| 5 | RT1 | passive | Analog input for the high-side output rising edge delay; a resistor from RT1 to ground sets the delay, placed close to the IC, with RT1 to VSS absolute maximum of 5 V. |+| 6 | RT2 | passive | Analog input for the low-side output rising edge delay; a resistor from RT2 to ground sets the delay, placed close to the IC, with RT2 to VSS absolute maximum of 5 V. |+| 7 | HI | input | High-side driver TTL-compatible control input; unused inputs should be tied to ground and not left open, with absolute maximum range of -0.3 V to VDD + 0.3 V. |+| 8 | LI | input | Low-side driver TTL-compatible control input; unused inputs should be tied to ground and not left open, with absolute maximum range of -0.3 V to VDD + 0.3 V. |+| 9 | VSS | power_in | Ground return; all signals are referenced to this pin. |+| 10 | LO | output | Low-side gate driver output, connected to the gate of the low-side MOSFET through a short, low-inductance path, with absolute maximum range of -0.3 V to VDD + 0.3 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VSSOP-10-0.5mm |+| Category | Motor Driver ICs |+| Pins | 10 |++## CAD (KiCad official)++- Symbol: `LM5102MM`+- Footprint: `Package_SO:MSOP-10_3x3mm_P0.5mm`+- 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)+- 3D model files: `lm5102mm-etched.step` / `lm5102mm-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `lm5102mm.step` / `lm5102mm.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/lm5102) (26 pp, sha256 `6d701ba09d50ea77`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/lm5102mm-datasheet.pdf)
page.jsonadded+213@@ -0,0 +1,213 @@+{+ "slug": "lm5102mm",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Gate Drivers, VSSOP-10-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "motor driver ics",+ "lm5102mm",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "lm5102mm.kicad_sym",+ "lm5102mm.kicad_mod",+ "lm5102mm.glb",+ "lm5102mm.step",+ "lm5102mm.lbr",+ "docs/hero.png",+ "docs/lm5102mm-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "lm5102mm-hero.glb",+ "lm5102mm-hero.overlay.json"+ ],+ "component": {+ "mpn": "LM5102MM",+ "manufacturer": "Texas Instruments",+ "package": "VSSOP-10-0.5mm",+ "pin_count": 10,+ "category": "Motor Driver ICs",+ "subcategory": "Gate Drivers",+ "datasheet": "https://www.ti.com/cn/lit/gpn/lm5102",+ "parts": {+ "symbol": "lm5102mm.kicad_sym",+ "footprint": "lm5102mm.kicad_mod",+ "model_3d": "lm5102mm-hero.glb",+ "model_3d_plain": "lm5102mm.glb",+ "model_3d_step": "lm5102mm-etched.step",+ "model_3d_step_plain": "lm5102mm.step",+ "lbr": "lm5102mm.lbr"+ },+ "distributor_links": {+ "lcsc": "C2676954",+ "digikey": "LM5102MMTR-ND",+ "mouser": "926-LM5102MM"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T03:02:12Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "LM5102MMTR-ND",+ "status": "found",+ "lifecycle": "Obsolete"+ },+ "mouser": {+ "pn": "926-LM5102MM",+ "status": "found",+ "lifecycle": "Obsolete"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "VDD",+ "type": "power_in",+ "description": "Positive gate drive supply; decouple to VSS with low ESR/ESL capacitor placed as close to the IC as possible, with recommended VDD of 9 V to 14 V and absolute maximum of 18 V."+ },+ {+ "number": "2",+ "name": "HB",+ "type": "power_in",+ "description": "High-side gate driver bootstrap rail; connect the positive terminal of the bootstrap capacitor here, with HB recommended at VHS + 8 V to VHS + 14 V and absolute maximum VHB to VHS of 18 V."+ },+ {+ "number": "3",+ "name": "HO",+ "type": "output",+ "description": "High-side gate driver output, connected to the gate of the high-side MOSFET through a short, low-inductance path."+ },+ {+ "number": "4",+ "name": "HS",+ "type": "power_in",+ "description": "High-side MOSFET source connection and bootstrap capacitor negative terminal; recommended HS range is -1 V to 100 V with slew rate below 50 V/ns."+ },+ {+ "number": "5",+ "name": "RT1",+ "type": "passive",+ "description": "Analog input for the high-side output rising edge delay; a resistor from RT1 to ground sets the delay, placed close to the IC, with RT1 to VSS absolute maximum of 5 V."+ },+ {+ "number": "6",+ "name": "RT2",+ "type": "passive",+ "description": "Analog input for the low-side output rising edge delay; a resistor from RT2 to ground sets the delay, placed close to the IC, with RT2 to VSS absolute maximum of 5 V."+ },+ {+ "number": "7",+ "name": "HI",+ "type": "input",+ "description": "High-side driver TTL-compatible control input; unused inputs should be tied to ground and not left open, with absolute maximum range of -0.3 V to VDD + 0.3 V."+ },+ {+ "number": "8",+ "name": "LI",+ "type": "input",+ "description": "Low-side driver TTL-compatible control input; unused inputs should be tied to ground and not left open, with absolute maximum range of -0.3 V to VDD + 0.3 V."+ },+ {+ "number": "9",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground return; all signals are referenced to this pin."+ },+ {+ "number": "10",+ "name": "LO",+ "type": "output",+ "description": "Low-side gate driver output, connected to the gate of the low-side MOSFET through a short, low-inductance path, with absolute maximum range of -0.3 V to VDD + 0.3 V."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The pin table on page 3 is shared by the VSSOP (DGS) and WSON (DPR) packages; the pin numbers above "+ ],+ "pages_sent": 7,+ "cost_usd": 0.0534,+ "at": "2026-10-08T03:01:55"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/lm5102",+ "pages": 26,+ "sha256": "6d701ba09d50ea77",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 10,+ "described": 10,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "lm5102mm.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 4.9,+ 3,+ 1.1+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "b8f88eac3ce221c2ccb0b5048f9ad49c2ef4af148f8ae50c4e232e357683f547",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "lm5102mm-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 4.9,+ 3,+ 1.1+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "c83f63eb5216f28c93b1d4fc2b53e04c1955e41ff8349566cf9e2a27fa64109b",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}