Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LM5102MM

Texas Instruments · Gate Drivers · VSSOP-10-0.5mm

LM5102MM from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive gate drive supply; decouple to VSS with low ESR/ESL capacitor placed as close to the IC as possible, with recommended VDD of 9 V to 14 V and absolute maximum of 18 V.
2 HB power_in High-side gate driver bootstrap rail; connect the positive terminal of the bootstrap capacitor here, with HB recommended at VHS + 8 V to VHS + 14 V and absolute maximum VHB to VHS of 18 V.
3 HO output High-side gate driver output, connected to the gate of the high-side MOSFET through a short, low-inductance path.
4 HS power_in High-side MOSFET source connection and bootstrap capacitor negative terminal; recommended HS range is -1 V to 100 V with slew rate below 50 V/ns.
5 RT1 passive Analog input for the high-side output rising edge delay; a resistor from RT1 to ground sets the delay, placed close to the IC, with RT1 to VSS absolute maximum of 5 V.
6 RT2 passive Analog input for the low-side output rising edge delay; a resistor from RT2 to ground sets the delay, placed close to the IC, with RT2 to VSS absolute maximum of 5 V.
7 HI input High-side driver TTL-compatible control input; unused inputs should be tied to ground and not left open, with absolute maximum range of -0.3 V to VDD + 0.3 V.
8 LI input Low-side driver TTL-compatible control input; unused inputs should be tied to ground and not left open, with absolute maximum range of -0.3 V to VDD + 0.3 V.
9 VSS power_in Ground return; all signals are referenced to this pin.
10 LO output Low-side gate driver output, connected to the gate of the low-side MOSFET through a short, low-inductance path, with absolute maximum range of -0.3 V to VDD + 0.3 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category Motor Driver ICs
Pins 10

CAD (KiCad official)

  • Symbol: LM5102MM
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: lm5102mm-etched.step / lm5102mm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5102mm.step / lm5102mm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 6d701ba09d50ea77, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF