component

LM5066IPMHX

Public Made by Adom

by adom

Texas Instruments Surge Suppressors, HTSSOP-28. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttvs-fuse-board level protectionlm5066ipmhxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers lm5066ipmhx: viewers · Ray 12d ago
lm5066ipmhx-etched.glb Publish 0.1.0 · Ray 12d ago
lm5066ipmhx-etched.step lm5066ipmhx: factory component page (tier=mfr) · Ray 12d ago
lm5066ipmhx-hero.glb lm5066ipmhx: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
lm5066ipmhx-hero.overlay.json Publish 0.1.0 · Ray 12d ago
lm5066ipmhx.glb Publish 0.1.0 · Ray 12d ago
lm5066ipmhx.kicad_mod Publish 0.1.0 · Ray 12d ago
lm5066ipmhx.kicad_sym Publish 0.1.0 · Ray 12d ago
lm5066ipmhx.lbr Publish 0.1.0 · Ray 12d ago
lm5066ipmhx.step Publish 0.1.0 · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago

LM5066IPMHX

Texas Instruments · Surge Suppressors · HTSSOP-28

LM5066IPMHX from Texas Instruments, in a HTSSOP-28. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT input Connects to the output rail (external MOSFET source) to set the MOSFET VDS for power limiting and to monitor the output voltage.
2 GATE output Gate drive output that connects to the external MOSFET gate.
3 SENSE input Current sense input; the voltage across RSNS is measured from VIN_K to this pin, and an overcurrent threshold limits load current and activates the fault timer.
4 VIN_K input Positive supply Kelvin pin on which the input voltage is measured.
5 VIN power_in Input supply connection for the device.
6 NC unconnected No connection.
7 UVLO/EN input External resistor divider sets the undervoltage turn-on threshold, with a nominal enable threshold of 2.48 V; the pin can also be used for remote shutdown control.
8 OVLO input External resistor divider sets the overvoltage turn-off threshold, with a disable threshold of 2.46 V.
9 AGND power_in Analog device ground that connects to GND at the pin.
10 GND power_in Circuit ground.
11 SDAI input SMBus data input pin that connects to SDAO if unidirectional isolation devices are not required.
12 SDAO output SMBus data output pin that connects to SDAI if unidirectional isolation devices are not required.
13 SCL input Clock pin for the SMBus.
14 SMBA output SMBus alert line, active low.
15 VREF power_in Internally generated precision reference used for analog-to-digital conversion; connect a 1-µF capacitor to ground for bypassing.
16 DIODE passive Connects to a diode-configured MMBT3904 NPN transistor for temperature monitoring.
17 VAUX input Auxiliary pin for voltage telemetry from an external source with a full-scale input of 2.97 V.
18 ADR2 tri_state Tri-state SMBus address line that should be connected to GND, VDD, or left floating.
19 ADR1 tri_state Tri-state SMBus address line that should be connected to GND, VDD, or left floating.
20 ADR0 tri_state Tri-state SMBus address line that should be connected to GND, VDD, or left floating.
21 VDD power_out Internally sub-regulated 4.85-V bias supply; connect a 1-µF capacitor to ground for bypassing.
22 CL input Connect to GND or leave floating for a nominal 50 mV overcurrent threshold; connecting to VDD sets the threshold to 26 mV.
23 FB input External resistor divider from the output sets the voltage at which PGD switches, with a threshold nominally at 2.46 V.
24 RETRY input Configures power-up fault retry behavior: GND or floating retries continually during a fault, while VDD latches the device off during a fault.
25 TIMER passive External timing capacitor that sets insertion time delay, fault timeout period, and restart timing.
26 PWR input External resistor, together with RSNS, sets the maximum power dissipation allowed in the external series pass MOSFET.
27 NC unconnected No connection.
28 PGD output Open-drain power good output that is high when the FB voltage is above VFBTH (nominally 2.46 V) and the VIN supply is within its UVLO and OVLO thresholds; connect to a pull-up supply.
29 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-28
Category TVS/Fuse/Board Level Protection
Pins 29

CAD (KiCad official)

  • Symbol: LM5066IPMHX
  • Footprint: Package_SO:TSSOP-28-1EP_4.4x9.7mm_P0.65mm_EP2.85x6.7mm
  • 3D model: HTSSOP-28 (KiCad packages3D, STEP)
  • 3D model files: lm5066ipmhx-etched.step / lm5066ipmhx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5066ipmhx.step / lm5066ipmhx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (70 pp, sha256 1c957c735de35462, retrieved 2026-10-28, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF