Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LM5041BMTCX

Texas Instruments · DC-DC Converters · TSSOP-16

LM5041BMTCX from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input voltage to the start-up regulator operating over 15V to 100V range.
2 FB input Inverting input to the internal error amplifier with 0.75V reference on the non-inverting input.
3 COMP output Internal error amplifier output with active sink capability (10mA max), 5kΩ pull-up, and 0.1µF bypass capacitor requirement.
4 REF power_out Precision 5V regulated reference output (max 10mA current) staying low until VCC UVLO is satisfied.
5 HD output Main buck stage PWM control output with duty cycle clamp ensuring 240ns minimum off-time per cycle.
6 LD output Buck synchronous switch PWM control output providing HD inversion during normal operation.
7 VCC power_out Regulated 9V output from the internal high-voltage start-up regulator.
8 PUSH output Push-pull gate driver output with 1.5A peak capability.
9 PULL output Push-pull gate driver output with 1.5A peak capability.
10 PGND power_in Power ground connection.
11 AGND power_in Analog ground connection.
12 CS input Current sense input to the PWM comparator with 50ns leading edge blanking and 0.5V cycle-by-cycle current limit threshold.
13 SS input Soft-start control input with 10µA internal charge source that forces HD and LD low below 0.45V shutdown threshold.
14 TIME input Push-pull overlap/dead-time control pin with external resistor providing overlap when connected to GND or dead-time when connected to REF.
15 RT input Oscillator frequency timing pin with external resistor that accepts external clock signals (>3V peak, 15-150ns width) for synchronization.
16 UVLO input Line under-voltage lockout pin with external resistor divider setting 2.5V shutdown threshold and 20µA hysteresis current.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: LM5041BMTCX
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: lm5041bmtcx-etched.step / lm5041bmtcx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5041bmtcx.step / lm5041bmtcx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 ac4162222a8569de, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF