main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers lm5002ma: viewers · Ray 8d ago
lm5002ma-etched.glb Publish 0.1.0 · Ray 8d ago
lm5002ma-etched.step lm5002ma: factory component page (tier=mfr) · Ray 8d ago
lm5002ma-hero.glb lm5002ma: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
lm5002ma-hero.overlay.json Publish 0.1.0 · Ray 8d ago
lm5002ma.glb Publish 0.1.0 · Ray 8d ago
lm5002ma.kicad_mod Publish 0.1.0 · Ray 8d ago
lm5002ma.kicad_sym Publish 0.1.0 · Ray 8d ago
lm5002ma.lbr Publish 0.1.0 · Ray 8d ago
lm5002ma.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 8d ago

LM5002MA

Texas Instruments · DC-DC Converters · SOIC-8

LM5002MA from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW input Switch pin: the drain terminal of the internal power MOSFET.
2 VIN power_in Input supply pin: nominal operating range is 3.1 V to 75 V.
3 VCC power_in Bias regulator output or input for an external bias supply: VCC tracks VIN up to 6.9 V, is regulated to 6.9 V above that, requires a 0.47-µF or greater ceramic decoupling capacitor, and an external 7 V to 12 V may be applied.
4 GND power_in Ground: internal reference for the regulator control functions and the power MOSFET current sense resistor connection.
5 RT input Oscillator frequency programming and optional synchronization pulse input, with a recommended frequency range of 50 kHz to 1.5 MHz.
6 FB input Feedback input from the regulated output voltage, connected to the inverting input of the internal error amplifier against the 1.26-V reference.
7 COMP output Open-drain output of the internal error amplifier, with the loop compensation network connected between COMP and FB and an internal 5-kΩ pullup resistor.
8 EN input Enable and undervoltage lockout or shutdown input; if left unconnected, a 6-µA pullup current source pulls EN high to enable the regulator.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VIN to GND VIN 76 V 4
SW to GND (steady state) SW -0.3 76 V steady state 4
VCC, EN to GND VCC, EN 14 V 4
COMP, FB, RT to GND COMP, FB, RT -0.3 7 V 4
Maximum junction temperature TJ-MAX 150 °C 4
Storage temperature Tstg -65 150 °C 4
VIN input voltage VIN 3.1 75 V 4
Operating junction temperature TJ -40 125 °C 4
Junction-to-ambient thermal resistance (D SOIC) RθJA 105.7 °C/W D (SOIC) 8 pins 4
Junction-to-case (top) thermal resistance (D SOIC) RθJC(top) 50.8 °C/W D (SOIC) 8 pins 4
Junction-to-board thermal resistance (D SOIC) RθJB 46.1 °C/W D (SOIC) 8 pins 4
Junction-to-top characterization parameter (D SOIC) ψJT 8.2 °C/W D (SOIC) 8 pins 4
Junction-to-board characterization parameter (D SOIC) ψJB 45.6 °C/W D (SOIC) 8 pins 4
VCC regulator output VCC-REG 6.55 6.85 7.15 V 5
VCC UVLO threshold 2.6 2.8 3 V VVCC increasing 5
EN shutdown threshold 0.25 0.45 0.65 V VEN increasing 5
EN standby threshold 1.2 1.26 1.32 V VEN increasing 5
Cycle by cycle current limit ILIM 0.4 0.5 0.6 A 5
Frequency1 FSW1 225 260 295 KHz RRT = 48.7 kΩ 5
Frequency2 FSW2 660 780 900 KHz RRT = 15.8 kΩ 5
SYNC threshold VRT-SYNC 2.2 2.6 3.2 V 5
Maximum duty cycle 80 85 90 % 5
COMP to PWM comparator offset VCOMP-OS 0.9 1.3 1.55 V 5
Feedback reference voltage VFB-REF 1.241 1.26 1.279 V Internal reference and VFB = VCOMP 5
COMP short circuit current 0.9 1.2 1.5 mA VFB = 0 V and VCOMP = 0 V 5
COMP open circuit voltage 4.8 5.5 6.2 V VFB = 0 V 5

CAD (KiCad official)

  • Symbol: LM5002MA
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lm5002ma-etched.step / lm5002ma-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5002ma.step / lm5002ma.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 e2fcc2f81a03f2a1, retrieved 2026-10-30, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF