main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23h ago
viewers lm5001idrq1: viewers · Ray 23h ago
lm5001idrq1-etched.glb lm5001idrq1: factory component page (tier=lcsc) · Ray 23h ago
lm5001idrq1-etched.step lm5001idrq1: factory component page (tier=lcsc) · Ray 23h ago
lm5001idrq1-hero.glb Publish 0.1.0 · Ray 23h ago
lm5001idrq1-hero.overlay.json Publish 0.1.0 · Ray 23h ago
lm5001idrq1.glb Publish 0.1.0 · Ray 23h ago
lm5001idrq1.kicad_mod Publish 0.1.0 · Ray 23h ago
lm5001idrq1.kicad_sym Publish 0.1.0 · Ray 23h ago
lm5001idrq1.lbr Publish 0.1.0 · Ray 23h ago
lm5001idrq1.step Publish 0.1.0 · Ray 23h ago
package.json lm5001idrq1: LCSC part number C2071725 (was published as the bare integer) · Ray 6h ago
page.json lm5001idrq1: LCSC part number C2071725 (was published as the bare integer) · Ray 6h ago
README.md Initial commit: component/lm5001idrq1 · Ray 23h ago

LM5001IDRQ1

Texas Instruments · DC-DC Converters · SOIC-8

LM5001IDRQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Drain terminal of the internal 75-V N-Channel MOSFET power switch
2 VIN power_in Power supply input pin with nominal operating range 3.1 V to 75 V
3 VCC power_out Bias regulator output regulated to 6.85 V typical when VIN > 6.9 V, otherwise approximately equal to VIN; requires 0.47-µF or greater ceramic decoupling capacitor
4 GND power_in Ground reference for regulator control functions and power MOSFET current sense
5 RT input Oscillator frequency programming pin using resistor to GND for 50 kHz to 1.5 MHz operation, accepts 100-pF coupled external clock synchronization pulses
6 FB input Feedback input to error amplifier inverting input for regulated output voltage control, referenced to internal 1.26-V reference
7 COMP tri_state Open drain output of error amplifier with internal 5-kΩ pull-up resistor for loop compensation network connection between COMP and FB pins
8 EN input Enable/Undervoltage Lock-Out/Shutdown input; below 0.45 V = shutdown mode (95-130 µA), 0.45-1.26 V = standby, above 1.26 V = enabled; pulled high by internal 6-µA current source when unconnected

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LM5001IDRQ1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lm5001idrq1-etched.step / lm5001idrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5001idrq1.step / lm5001idrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 508ee28768a531b1, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF