Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LM5001IDQ1

Texas Instruments · DC-DC Converters · SOIC-8

LM5001IDQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Switch pin, the drain terminal of the internal 75-V N-channel power MOSFET (440 mΩ on-resistance), so layout should keep the SW connections short and wide.
2 VIN power_in Input supply pin with a nominal operating range of 3.1 V to 75 V; VCC tracks VIN up to 6.9 V and the absolute maximum VIN to GND is 76 V.
3 VCC power_in Bias regulator output (regulated to 6.9 V) or input for an external 7 V to 12 V bias supply, requiring a 0.47-µF or greater ceramic decoupling capacitor, and never to exceed 14 V or the VIN voltage.
4 GND power_in Ground pin, the internal reference for the regulator control functions and the power MOSFET current sense resistor connection.
5 RT input Oscillator frequency programming pin; a resistor to GND sets the switching frequency from 50 kHz to 1.5 MHz, and it accepts synchronization pulses through a recommended 100-pF coupling capacitor.
6 FB input Feedback input from the regulated output voltage to the inverting input of the error amplifier, whose internal non-inverting reference is 1.26 V; the absolute maximum rating for FB to GND is 7 V.
7 COMP output Open-drain output of the internal error amplifier with an internal ~5-kΩ pull-up, used for loop compensation between COMP and FB and optionally for an opto-coupler bias or soft-start; the absolute maximum rating for COMP to GND is 7 V.
8 EN input Shutdown and undervoltage-lockout input; below 0.45 V the controller shuts down, between 0.45 V and 1.26 V it is in standby, and above 1.26 V it is fully enabled, with a 6-µA internal pull-up when left unconnected and a 14 V absolute maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LM5001IDQ1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lm5001idq1-etched.step / lm5001idq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm5001idq1.step / lm5001idq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 508ee28768a531b1, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF