component

LM46001PWPR

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, HTSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lm46001pwprfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20h ago
viewers lm46001pwpr: viewers · Ray 20h ago
lm46001pwpr-etched.glb lm46001pwpr: factory component page (tier=lcsc) · Ray 20h ago
lm46001pwpr-etched.step lm46001pwpr: factory component page (tier=lcsc) · Ray 20h ago
lm46001pwpr-hero.glb Publish 0.1.0 · Ray 20h ago
lm46001pwpr-hero.overlay.json Publish 0.1.0 · Ray 20h ago
lm46001pwpr.glb Publish 0.1.0 · Ray 20h ago
lm46001pwpr.kicad_mod Publish 0.1.0 · Ray 20h ago
lm46001pwpr.kicad_sym Publish 0.1.0 · Ray 20h ago
lm46001pwpr.lbr Publish 0.1.0 · Ray 20h ago
lm46001pwpr.step Publish 0.1.0 · Ray 20h ago
package.json lm46001pwpr: LCSC part number C116574 (was published as the bare integer) · Ray 41m ago
page.json lm46001pwpr: LCSC part number C116574 (was published as the bare integer) · Ray 41m ago
README.md Initial commit: component/lm46001pwpr · Ray 20h ago

LM46001PWPR

Texas Instruments · DC-DC Converters · HTSSOP-16-EP

LM46001PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Switching output of regulator internally connected to both power MOSFETs and connected to power inductor.
2 SW output Switching output of regulator internally connected to both power MOSFETs and connected to power inductor.
3 CBOOT power_out Bootstrap capacitor connection for high-side driver requiring 470-nF capacitor connection from CBOOT to SW.
4 VCC power_out Internal bias supply output for bypassing with bypass capacitor to AGND; do not connect external load or short to ground during operation.
5 BIAS power_in Optional internal LDO supply input tied to VOUT (3.3 V to 28 V) or external 3.3 V/5 V rail with 1-10 µF bypass capacitor, or to ground if VOUT < 3.3 V; do not float.
6 SYNC input Clock input to synchronize switching action to external clock with proper high-speed termination; connect to ground if not used; do not float.
7 RT input Resistor connection to AGND to program switching frequency; leave floating for 500 kHz default switching frequency.
8 PGOOD output Open-drain power-good flag output requiring 10-kΩ to 100-kΩ pullup resistor to logic rail or DC voltage not exceeding 12 V.
9 FB input Feedback sense input connected to midpoint of feedback divider to set VOUT; do not short to ground during operation.
10 AGND power_in Analog ground pin serving as ground reference for internal references and logic.
11 SS/TRK input Soft-start control pin left floating for internal soft-start, or connected to capacitor to extend soft-start time, or connected to external voltage ramp for tracking.
12 EN input Enable input with High = ON and Low = OFF logic; connect to VIN, VIN through resistor divider, or external voltage/logic source; do not float.
13 VIN power_in Supply input pin to internal LDO and high-side power FET; connect to power supply and bypass capacitors CIN with path from VIN to high-frequency bypass CIN and PGND kept as short as possible.
14 VIN power_in Supply input pin to internal LDO and high-side power FET; connect to power supply and bypass capacitors CIN with path from VIN to high-frequency bypass CIN and PGND kept as short as possible.
15 PGND power_in Power ground pin connected internally to low-side power FET; connect to system ground, PAD, AGND, and ground pins of CIN and COUT with path to CIN kept as short as possible.
16 PGND power_in Power ground pin connected internally to low-side power FET; connect to system ground, PAD, AGND, and ground pins of CIN and COUT with path to CIN kept as short as possible.
17 PAD power_in Low-impedance connection to AGND serving as major heat dissipation path of die; must be used for heat sinking to ground plane on PCB.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16-EP
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: LM46001PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: lm46001pwpr-etched.step / lm46001pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm46001pwpr.step / lm46001pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (55 pp, sha256 03496a33574d38df, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF