component

LM4040CEX3-3.3+T

Public Made by Adom

by adom

Analog Devices Inc Maxim Integrated Voltage Reference, SC-70-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lm4040cex3-3.3+tfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers lm4040cex3-3-3-t: viewers · Ray 16d ago
lm4040cex3-3-3-t-etched.glb Publish 0.1.0 · Ray 16d ago
lm4040cex3-3-3-t-etched.step lm4040cex3-3-3-t: factory component page (tier=lcsc) · Ray 16d ago
lm4040cex3-3-3-t-hero.glb lm4040cex3-3-3-t: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
lm4040cex3-3-3-t-hero.overlay.json Publish 0.1.0 · Ray 16d ago
lm4040cex3-3-3-t.glb Publish 0.1.0 · Ray 16d ago
lm4040cex3-3-3-t.kicad_mod Publish 0.1.0 · Ray 16d ago
lm4040cex3-3-3-t.kicad_sym Publish 0.1.0 · Ray 16d ago
lm4040cex3-3-3-t.lbr Publish 0.1.0 · Ray 16d ago
lm4040cex3-3-3-t.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

LM4040CEX3-3.3+T

Analog Devices Inc Maxim Integrated · Voltage Reference · SC-70-3

LM4040CEX3-3.3+T from Analog Devices Inc Maxim Integrated, in a SC-70-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 + passive Positive terminal of the shunt reference; the LM4040 behaves like a zener diode, holding a fixed voltage across its terminals when biased with 60μA to 15mA of reverse current.
2 - passive Negative terminal of the shunt reference; the device can also be forward-biased up to 10mA, behaving like a silicon diode.
3 N.C. unconnected No connection; leave this pin unconnected or connected to pin 2, as the datasheet states pin 3 must be left unconnected or connected to pin 2.

Key specifications

Parameter Value
Manufacturer Analog Devices Inc Maxim Integrated
Package SC-70-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse Breakdown Voltage (LM4040C, 0.5%) VR 3.2835 3.3 3.3165 V IR = 100µA, TA = +25°C 6
Reverse Breakdown Voltage Tolerance (LM4040C) VR -34 15 34 mV Note 2 6
Minimum Operating Current (LM4040A/B/C) IRMIN 45 67 µA LM4040A/B/C 6
Average Reverse Voltage Temperature Coefficient (LM4040A/B/C) ∆VR/∆T -100 15 100 ppm/°C IR = 1mA, Notes 2 and 3 6
Average Reverse Voltage Temperature Coefficient ∆VR/∆T -20 20 ppm/°C IR = 10mA, Notes 2 and 3 6
Average Reverse Voltage Temperature Coefficient ∆VR/∆T -15 15 ppm/°C IR = 100µA, Notes 2 and 3 6
Reverse Breakdown Voltage Change with Operating Current Change (LM4040A/B/C) VR 0.3 1 mV IRMIN ≤ IR ≤ 1mA, LM4040A/B/C 6
Reverse Breakdown Voltage Change with Operating Current Change (LM4040A/B/C) VR 2.5 8 mV 1mA ≤ IR ≤ 15mA, LM4040A/B/C 6
Reverse Dynamic Impedance (LM4040C) ZR 0.3 0.9 Ω IR = 1mA, f = 120Hz, IAC = 0.1IR 6
Wideband Noise eN 50 µVRMS IR = 100µA, 10Hz ≤ f ≤ 10kHz 6
Reverse Breakdown Voltage Long-Term Stability ∆VR 120 ppm T = 1000h 6
Reverse Current (cathode to anode) 20 mA Cathode to anode 2
Forward Current (anode to cathode) 10 mA Anode to cathode 2
Operating Temperature Range (LM4040_E) TA -40 125 °C LM4040_E_ _ _ grade 2
Storage Temperature Range TSTG -65 150 °C 2
Junction Temperature TJ 150 °C 2
Lead Temperature (soldering, 10s) 300 °C Soldering, 10s 2
Soldering Temperature (reflow) 260 °C Reflow 2
Reverse (shunt) current, minimum for regulation ISHUNT 60 µA Maintain at all times 13
Reverse (shunt) current, maximum for regulation ISHUNT 15 mA Proper regulation, VS maximum and ILOAD minimum 13
Junction to Ambient, single-layer board (SC70) θJA 340 °C/W Single-layer board, 3-pin SC70 2
Junction to Case, single-layer board (SC70) θJC 115 °C/W Single-layer board, 3-pin SC70 2
Junction to Ambient, four-layer board (SC70) θJA 340.4 °C/W Four-layer board (JESD51-7), 3-pin SC70 2
Junction to Case, four-layer board (SC70) θJC 120 °C/W Four-layer board (JESD51-7), 3-pin SC70 2

CAD (KiCad official)

  • Symbol: LM4040CEX3-3.3+T
  • Footprint: Package_TO_SOT_SMD:SOT-323_SC-70
  • 3D model: SC-70-3 (KiCad packages3D, STEP)
  • 3D model files: lm4040cex3-3-3-t-etched.step / lm4040cex3-3-3-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm4040cex3-3-3-t.step / lm4040cex3-3-3-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices Inc Maxim Integrated datasheet (17 pp, sha256 cb26444d98d751a0, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF