component

LM4040CEM3-3.0+T

Public Made by Adom

by adom

Analog Devices Inc Maxim Integrated Voltage Reference, SOT-23-3. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lm4040cem3-3.0+t
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs lm4040cem3-3-0-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers lm4040cem3-3-0-t: viewers · Ray 28d ago
lm4040cem3-3-0-t-etched.fit.json lm4040cem3-3-0-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
lm4040cem3-3-0-t-etched.glb lm4040cem3-3-0-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
lm4040cem3-3-0-t-etched.step lm4040cem3-3-0-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
lm4040cem3-3-0-t.glb Publish 0.1.0 · Ray 28d ago
lm4040cem3-3-0-t.kicad_mod Publish 0.1.0 · Ray 28d ago
lm4040cem3-3-0-t.kicad_sym Publish 0.1.0 · Ray 28d ago
lm4040cem3-3-0-t.lbr Publish 0.1.0 · Ray 28d ago
lm4040cem3-3-0-t.step Publish 0.1.0 · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json lm4040cem3-3-0-t: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 21h ago
README.md lm4040cem3-3-0-t: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 19d ago

LM4040CEM3-3.0+T

Analog Devices Inc Maxim Integrated · Voltage Reference · SOT-23-3

LM4040CEM3-3.0+T from Analog Devices Inc Maxim Integrated, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 + passive Positive terminal (cathode) of the shunt reference. Nominal 3.000V is maintained between this pin and pin 2 when biased with 60µA to 15mA of reverse current through a source resistor from the supply.
2 - passive Negative terminal (anode) of the shunt reference. Typically tied to system ground; return path for the shunt current.
3 N.C. unconnected No internal connection. Leave this pin unconnected or tie it to pin 2 (negative terminal).

Key specifications

Parameter Value
Manufacturer Analog Devices Inc Maxim Integrated
Package SOT-23-3
Category Power Management (PMIC)
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • LM4040CEM3-3.0+T
  • LM4040CEM3-3.0+TCEX3-3.0+T

CAD (KiCad official)

  • Symbol: LM4040CEM3-3.0+T
  • Footprint: Package_TO_SOT_SMD:SOT-23-3
  • 3D model: SOT-23-3 (KiCad packages3D, STEP)
  • 3D model files: lm4040cem3-3-0-t-etched.step / lm4040cem3-3-0-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm4040cem3-3-0-t.step / lm4040cem3-3-0-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices Inc Maxim Integrated datasheet (None pp, sha256 cb26444d98d751a0, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF