component
LM3489QMM
Public Made by Adomby adom
Texas Instruments DC-DC Controllers, VSSOP-8-0.65mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLM3489QMM
Texas Instruments · DC-DC Controllers · VSSOP-8-0.65mm
LM3489QMM from Texas Instruments, in a VSSOP-8-0.65mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | ISENSE | input | Current sense input that must be connected to the PFET drain terminal directly or through a series resistor up to 600 Ω for 28 V > VIN > 35 V. |
| 2 | GND | power_in | Signal ground. |
| 3 | EN | input | Enable pin: connect to ground to shut down the part or float to enable operation (internally pulled high), and it can also be used for UVLO function. |
| 4 | FB | input | Feedback input that connects to a resistor voltage divider between the output and GND for an adjustable output voltage. |
| 5 | ADJ | input | Current limit threshold adjustment connected to an internal 5.5-µA current source, with a resistor to VIN whose voltage is compared with the ISENSE pin voltage to detect overcurrent. |
| 6 | PGND | power_in | Power ground. |
| 7 | PGATE | output | Gate drive output for the external PFET, swinging between VIN and VIN minus 5 V. |
| 8 | VIN | power_in | Power supply input pin, with a recommended operating range of 4.5 V to 35 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-8-0.65mm |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Shutdown input supply current | ISHDN | 7 | 15 | µA | EN = 0 V | 5 | |
| Enable threshold voltage | VEN | 1.15 | 1.5 | 1.85 | V | Enable rising | 5 |
| Enable threshold hysteresis | VEN_HYST | 130 | mV | 5 | |||
| Quiescent current at ground pin | IQ | 280 | 400 | µA | FB = 1.5 V (not switching) | 5 | |
| Feedback voltage | VFB | 1.214 | 1.239 | 1.264 | V | 5 | |
| Comparator hysteresis | VHYST | 10 | 20 | mV | 5 | ||
| Current limit comparator offset | VCL_OFFSET | -20 | 0 | 20 | mV | VFB = 1 V | 5 |
| Current limit ADJ current source | ICL_ADJ | 3 | 5.5 | 7 | µA | VFB = 1.5 V | 5 |
| Current limit one-shot off-time | TCL | 6 | 9 | 14 | µs | VADJ = 11.5 V, VISNS = 11 V, VFB = 1 V | 5 |
| FB pin bias current | IFB | 300 | 750 | nA | VFB = 1 V | 5 | |
| Driver resistance, source | RPGATE | 5.5 | Ω | Source, ISOURCE = 100 mA | 5 | ||
| Driver resistance, sink | RPGATE | 8.5 | Ω | Sink, ISINK = 100 mA | 5 | ||
| Driver output current, source | IPGATE | 0.44 | A | Source, VIN = 7 V, PGATE = 3.5 V | 5 | ||
| Driver output current, sink | IPGATE | 0.1 | A | Sink, VIN = 7 V, PGATE = 3.5 V | 5 | ||
| Minimum ON time in normal operation | TONMIN_NOR | 100 | ns | VISNS = VADJ + 0.1 V, Cload on OUT = 1000 pF | 5 | ||
| Minimum ON time in current limit | TONMIN_CL | 200 | ns | VISNS = VADJ, 0.1 V, VFB = 1 V, Cload on OUT = 1000 pF | 5 | ||
| Feedback voltage line regulation | %VFB/ΔVIN | 0.01 | %/V | 4.5 V ≤ VIN ≤ 35 V | 5 | ||
| VIN voltage | VIN | -0.3 | 36 | V | 4 | ||
| PGATE voltage | PGATE | -0.3 | 36 | V | 4 | ||
| FB voltage | FB | -0.3 | 5 | V | 4 | ||
| ISENSE voltage | ISENSE | -1 | 36 | V | 4 | ||
| ADJ voltage | ADJ | -0.3 | 36 | V | 4 | ||
| EN voltage | EN | -0.3 | 6 | V | 4 | ||
| Power dissipation | PD | 417 | mW | TA = 25°C | 4 | ||
| Junction temperature | TJ | -40 | 150 | °C | 4 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| ESD HBM (LM3489-Q1) | V(ESD) | -2000 | 2000 | V | Human body model, per AEC Q100-002 | 4 | |
| ESD CDM (LM3489-Q1) | V(ESD) | -750 | 750 | V | Charged device model, per AEC Q100-011 | 4 | |
| Supply voltage | VIN | 4.5 | 35 | V | 4 | ||
| EN voltage | EN | 5.5 | V | 4 | |||
| Operating junction temperature (LM3489-Q1) | TJ | -40 | 150 | °C | LM3489-Q1 | 4 | |
| Junction-to-ambient thermal resistance | RθJA | 163.7 | °C/W | DGK (VSSOP) 8 pins | 5 | ||
| Junction-to-case (top) thermal resistance | RθJC(top) | 56.6 | °C/W | DGK (VSSOP) 8 pins | 5 | ||
| Junction-to-board thermal resistance | RθJB | 83.3 | °C/W | DGK (VSSOP) 8 pins | 5 | ||
| Junction-to-top characterization parameter | ψJT | 5.4 | °C/W | DGK (VSSOP) 8 pins | 5 | ||
| Junction-to-board characterization parameter | ψJB | 82 | °C/W | DGK (VSSOP) 8 pins | 5 |
CAD (KiCad official)
- Symbol:
LM3489QMM - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8-0.65mm (KiCad packages3D, STEP)
- 3D model files:
lm3489qmm-etched.step/lm3489qmm-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lm3489qmm.step/lm3489qmm.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (28 pp, sha256
8486c86e0ce9150d, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).