main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers lm3481qmmx: viewers · Ray 1d ago
lm3481qmmx-etched.glb Publish 0.1.0 · Ray 1d ago
lm3481qmmx-etched.step lm3481qmmx: factory component page (tier=mfr) · Ray 1d ago
lm3481qmmx-hero.glb lm3481qmmx: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
lm3481qmmx-hero.overlay.json Publish 0.1.0 · Ray 1d ago
lm3481qmmx.glb Publish 0.1.0 · Ray 1d ago
lm3481qmmx.kicad_mod Publish 0.1.0 · Ray 1d ago
lm3481qmmx.kicad_sym Publish 0.1.0 · Ray 1d ago
lm3481qmmx.lbr Publish 0.1.0 · Ray 1d ago
lm3481qmmx.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier mfr, 10 pins · Ray 1d ago

LM3481QMMX

Texas Instruments · DC-DC Converters · VSSOP-10-0.5mm

LM3481QMMX from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ISEN input Current-sense input pin; the voltage developed across the external sense resistor is fed to this pin.
2 UVLO input Undervoltage lockout pin; a resistor divider from VIN to ground sets the input voltage at which switching is enabled and the disable hysteresis, compared against the 1.43V internal reference.
3 COMP passive Compensation pin; a resistor and capacitor network connected to this pin provides compensation for the control loop.
4 FB input Feedback pin connected to the inverting input of the error amplifier; regulated at 1.275V typical with the output divider.
5 AGND power_in Analog ground for the internal bias circuit reference; must be connected at a single point to PGND.
6 FA/SYNC/SD input Frequency adjust, synchronization and shutdown pin; a resistor to ground sets the oscillator frequency, an external clock synchronizes it, and a high level held above 30µs shuts down the device.
7 PGND power_in Power ground for the external power circuit reference; must be connected at a single point to AGND.
8 DR output Gate driver output; the gate of the external MOSFET connects to this pin, with drive voltage up to 6V limited by the input voltage below 6V.
9 VCC power_out Driver supply voltage pin; a bypass capacitor of 0.47µF to 4.7µF must connect from this pin to PGND and external biasing must be avoided.
10 VIN power_in Power supply input pin; operating supply range is 2.97V to 48V with an absolute maximum of 50V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category Power Management (PMIC)
Pins 10

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VIN pin voltage VIN -0.4 50 V 4
FB pin voltage -0.4 6 V 4
FA/SYNC/SD pin voltage -0.4 6 V 4
COMP pin voltage -0.4 6 V 4
UVLO pin voltage -0.4 6 V 4
VCC pin voltage -0.4 7 V 4
DR pin voltage -0.4 7 V 4
ISEN pin voltage -400 600 mV 4
Peak driver output current 1 A 4
Junction temperature 150 °C 4
Storage temperature range Tstg -65 150 °C 4
Lead temperature (soldering) 220 °C DGS package, soldering only 4
Peak body temperature 260 °C MSL1-260C 4
ESD human body model V(ESD) -2000 2000 V HBM per AEC Q100-002 4
ESD charged device model, corner pins V(ESD) -750 750 V CDM per AEC Q100-011, corner pins 1, 5, 6, 10 4
ESD charged device model, other pins V(ESD) -750 750 V CDM per AEC Q100-011, other pins 4
Supply voltage 2.97 48 V 4
Junction temperature range -40 125 °C 4
Switching frequency range 100 1000 kHz 4
Feedback voltage VFB 1.256 1.294 V VCOMP = 1.4V, 2.97V ≤ VIN ≤ 48V, -40°C ≤ TJ ≤ 125°C 5
Output voltage load regulation ΔVLOAD -0.5 0.5 %/A IEAO source/sink 5
UVLO reference voltage, falling VUVLO 1.345 1.517 V VUVLO falling, -40°C ≤ TJ ≤ 125°C 5
UVLO pull-up current, enabled IUVLO 3 6 µA enabled, -40°C ≤ TJ ≤ 125°C 5
UVLO shutdown voltage VUVLOSD 0.55 0.7 0.82 V 5
Nominal switching frequency fnom 406 550 kHz RFA = 40kΩ, -40°C ≤ TJ ≤ 125°C 5
Maximum duty cycle Dmax 81 85 % RFA = 40kΩ 5
Minimum on-time tmin (on) 250 363 ns 5
Minimum on-time, worst case tmin (on) 571 ns worst case over full temperature range 5
Supply current (switching) ISUPPLY 5 mA See note (2), -40°C ≤ TJ ≤ 125°C 5
Shutdown quiescent current IQ 15 µA VFA/SYNC/SD = 3V, VIN = 12V, -40°C ≤ TJ ≤ 125°C 5
Shutdown quiescent current IQ 10 µA VFA/SYNC/SD = 3V, VIN = 5V, -40°C ≤ TJ ≤ 125°C 5
Current sense threshold voltage VSENSE 100 190 mV -40°C ≤ TJ ≤ 125°C 5
Short-circuit current limit sense voltage VSC 157 275 mV -40°C ≤ TJ ≤ 125°C 5
Output overvoltage protection (relative to feedback) VOVP 26 135 mV VCOMP = 1.4V, -40°C ≤ TJ ≤ 125°C 5
Output overvoltage protection hysteresis VOVP(HYS) 28 106 mV VCOMP = 1.4V, -40°C ≤ TJ ≤ 125°C 5
Error amplifier transconductance Gm 216 690 µS VCOMP = 1.4V, -40°C ≤ TJ ≤ 125°C 5
Error amplifier voltage gain AVOL 35 66 V/V VCOMP = 1.4V, IEAO = 100µA (source/sink), -40°C ≤ TJ ≤ 125°C 5
Error amplifier output current, source IEAO 475 837 µA VCOMP = 1.4V, VFB = 0V, -40°C ≤ TJ ≤ 125°C 6
Error amplifier output current, sink IEAO 31 100 µA VCOMP = 1.4V, VFB = 1.4V, -40°C ≤ TJ ≤ 125°C 6
Error amplifier output voltage swing, upper VEAO 1.8 2.93 V VFB = 0V, COMP pin floating, -40°C ≤ TJ ≤ 125°C 6
Error amplifier output voltage swing, lower VEAO 0.32 0.9 V VFB = 1.4V, -40°C ≤ TJ ≤ 125°C 6
Internal soft-start delay tSS 8.7 15 21.3 ms VFB = 1.2V, COMP pin floating 6
Shutdown threshold, output high (shutdown) VSD 1.31 V FA/SYNC/SD pin, output = high 6
Shutdown threshold, output high (shutdown) VSD 1.4 V FA/SYNC/SD pin, output = high, -40°C ≤ TJ ≤ 125°C 6
Shutdown threshold, output low (enabled) VSD 0.68 V FA/SYNC/SD pin, output = low 6
Shutdown threshold, output low (enabled) VSD 0.4 V FA/SYNC/SD pin, output = low, -40°C ≤ TJ ≤ 125°C 6
Shutdown pin current ISD -1 µA FA/SYNC/SD pin, VSD = 5V 6
Shutdown pin current ISD 20 µA FA/SYNC/SD pin, VSD = 0V 6
Junction-to-ambient thermal resistance RθJA 151 °C/W VSSOP 10-pin 4
Junction-to-case (top) thermal resistance RθJC(top) 65.6 °C/W VSSOP 10-pin 4
Junction-to-board thermal resistance RθJB 83.5 °C/W VSSOP 10-pin 4
Feedback voltage line regulation ΔVLINE 0.003 %/V 2.97V ≤ VIN ≤ 48V 5
Feedback voltage VFB 1.275 V VCOMP = 1.4V, 2.97V ≤ VIN ≤ 48V 5
UVLO reference voltage, falling VUVLO 1.43 V VUVLO falling 5
Nominal switching frequency fnom 475 kHz RFA = 40kΩ 5
Driver switch on-resistance (top) RDS1 (ON) 4 Ω IDR = 0.2A, VIN = 5V 5
Driver switch on-resistance (bottom) RDS2 (ON) 2 Ω IDR = 0.2A 5
Supply current (switching) ISUPPLY 3.7 mA See note (2) 5
Shutdown quiescent current IQ 9 µA VFA/SYNC/SD = 3V, VIN = 12V 5
Current sense threshold voltage VSENSE 160 mV 5
Transconductance of error amplifier Gm 450 µS VCOMP = 1.4V 5

CAD (KiCad official)

  • Symbol: LM3481QMMX
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: lm3481qmmx-etched.step / lm3481qmmx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm3481qmmx.step / lm3481qmmx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 4201766373ec1862, retrieved 2026-11-05, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF