Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	12d ago
viewers	lm324kn: viewers · Ray	12d ago
lm324kn-etched.glb	Publish 0.1.0 · Ray	12d ago
lm324kn-etched.step	lm324kn: factory component page (tier=mfr) · Ray	12d ago
lm324kn-hero.glb	lm324kn: hero GLB from the etched model (keeps the MPN mark) · Ray	12d ago
lm324kn-hero.overlay.json	Publish 0.1.0 · Ray	12d ago
lm324kn.glb	Publish 0.1.0 · Ray	12d ago
lm324kn.kicad_mod	Publish 0.1.0 · Ray	12d ago
lm324kn.kicad_sym	Publish 0.1.0 · Ray	12d ago
lm324kn.lbr	Publish 0.1.0 · Ray	12d ago
lm324kn.step	Publish 0.1.0 · Ray	12d ago
package.json	Publish 0.1.0 · Ray	12d ago
page.json	Set visibility: public · Ray	12d ago
README.md	Publish 0.1.0 · Ray	12d ago

LM324KN

Texas Instruments · Pre-ordered Chips · PDIP-14

LM324KN from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	1OUT	output	Output of op amp 1 (Figure 5-1 and Table 5-1 map this pin to the N/PDIP package).
2	1IN-	input	Inverting (negative) input of op amp 1; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
3	1IN+	input	Non-inverting (positive) input of op amp 1; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
4	VCC+	power_in	Positive (highest) supply pin; recommended VCC for LM324xx is 3 V to 30 V, absolute maximum 32 V (Sections 6.1 and 6.3, page 5).
5	2IN+	input	Non-inverting (positive) input of op amp 2; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
6	2IN-	input	Inverting (negative) input of op amp 2; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
7	2OUT	output	Output of op amp 2.
8	3OUT	output	Output of op amp 3.
9	3IN-	input	Inverting (negative) input of op amp 3; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
10	3IN+	input	Non-inverting (positive) input of op amp 3; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
11	VCC-	power_in	Negative (lowest) supply pin, or ground for single-supply operation (Table 5-1, page 4).
12	4IN+	input	Non-inverting (positive) input of op amp 4; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
13	4IN-	input	Inverting (negative) input of op amp 4; recommended common-mode voltage is 0 V to VCC - 2 V (Section 6.3, page 5).
14	4OUT	output	Output of op amp 4.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	PDIP-14
Category	Interface ICs
Pins	14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Input offset voltage	VIO		3	7	mV	VCC = 5 V to max, VIC = VICRmin, VO = 1.4 V, 25°C	11
Input offset voltage (full range)	VIO			9	mV	VCC = 5 V to max, VIC = VICRmin, VO = 1.4 V, full range (0 to 70 °C)	11
Input offset current	IIO		2	50	nA	VO = 1.4 V, 25°C	11
Input offset current (full range)	IIO			150	nA	VO = 1.4 V, full range	11
Input bias current	IIB		-20	-250	nA	VO = 1.4 V, 25°C	11
Input bias current (full range)	IIB			-500	nA	VO = 1.4 V, full range	11
Common-mode input voltage range (25°C)	VICR	0			V	VCC = 5 V to max, 25°C; upper limit printed as VCC, 1.5 V (not numeric)	11
Common-mode input voltage range (full range)	VICR	0			V	VCC = 5 V to max, full range; upper limit printed as VCC, 2 V (not numeric)	11
High-level output voltage	VOH	26			V	VCC = max, RL = 2 kΩ, full range	11
High-level output voltage	VOH	27	28		V	VCC = max, RL ≥ 10 kΩ, full range	11
Low-level output voltage	VOL		5	20	mV	RL ≤ 10 kΩ, full range	11
Large-signal differential voltage gain	AVD	25	100		V/mV	VCC+ = 15 V, VO = 1 V to 11 V, RL ≥ 2 kΩ, 25°C	11
Large-signal differential voltage gain (full range)	AVD	15			V/mV	VCC+ = 15 V, VO = 1 V to 11 V, RL ≥ 2 kΩ, full range	11
Common-mode rejection ratio	CMRR	65	80		dB	VIC = VICRmin, 25°C	11
Supply voltage rejection ratio	kSVR	65	100		dB	ΔVCC/ΔVIO, 25°C	11
Output sink current	IO	-20	-30	-60	mA	VCC = 15 V, VID = 1 V, VO = 0, 25°C	11
Output sink current (full range)	IO	-10			mA	VCC = 15 V, VID = 1 V, VO = 0, full range	11
Output source current	IO	10	20		mA	VCC = 15 V, VID = -1 V, VO = 15 V, 25°C	11
Output source current (full range)	IO	5			mA	VCC = 15 V, VID = -1 V, VO = 15 V, full range	11
Output current		12	30		μA	VID = -1 V, VO = 200 mV, 25°C	11
Short-circuit output current	IOS	-60	40	60	mA	VCC = 5 V, VCC- = -5 V, VO = 0, 25°C; printed ±40 typ, ±60 max	11
Supply current (4 amplifiers)	ICC			1.2	mA	VO = 2.5 V, no load, full range	11
Supply current (4 amplifiers)	ICC			3	mA	VCC = max, VO = 0.5 VCC, no load, full range	11
Junction-to-ambient thermal resistance (N, PDIP-14)	RθJA		80		°C/W	Junction to ambient, N (PDIP) 14-pin package	6

CAD (KiCad official)

Symbol: LM324KN
Footprint: Package_DIP:DIP-14_W7.62mm
3D model: PDIP-14 (KiCad packages3D, STEP)
3D model files: lm324kn-etched.step / lm324kn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm324kn.step / lm324kn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (52 pp, sha256 cbdad41dc394f598, retrieved 2026-10-29, tier: manufacturer)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF