main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15h ago
viewers lm2671n-5-0: viewers · Ray 15h ago
lm2671n-5-0-etched.glb lm2671n-5-0: factory component page (tier=lcsc) · Ray 15h ago
lm2671n-5-0-etched.step lm2671n-5-0: factory component page (tier=lcsc) · Ray 15h ago
lm2671n-5-0-hero.glb lm2671n-5-0: hero GLB from the etched model (keeps the MPN mark) · Ray 10h ago
lm2671n-5-0-hero.overlay.json Publish 0.1.0 · Ray 15h ago
lm2671n-5-0.glb Publish 0.1.0 · Ray 15h ago
lm2671n-5-0.kicad_mod Publish 0.1.0 · Ray 15h ago
lm2671n-5-0.kicad_sym Publish 0.1.0 · Ray 15h ago
lm2671n-5-0.lbr Publish 0.1.0 · Ray 15h ago
lm2671n-5-0.step Publish 0.1.0 · Ray 15h ago
package.json Publish 0.1.0 · Ray 15h ago
page.json Set visibility: public · Ray 15h ago
README.md Initial commit: component/lm2671n-5-0 · Ray 15h ago

LM2671N-5.0

Texas Instruments · DC-DC Converters · PDIP-8

LM2671N-5.0 from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CB input Bootstrap capacitor connection for the high-side driver; connect a high-quality 100-nF capacitor from CB to the VSW pin.
2 SS input Soft-start pin; connect a capacitor from this pin to GND to control the output voltage ramp, or leave it floating if the feature is not desired.
3 SYNC input Allows control of the switching clock frequency; if left open-circuited the regulator switches at the internal oscillator frequency, typically 260 kHz.
4 FB input Feedback sense input; connect to the midpoint of the feedback divider to set VOUT for the ADJ version, or connect directly to the output capacitor for a fixed-output version.
5 ON/OFF input Enable input to the regulator: high = ON and low = OFF; pull this pin high or float it to enable the regulator.
6 GND power_in Power ground pin; connect to system ground, keeping the path to the input capacitor CIN as short as possible.
7 VIN power_in Supply input pin feeding the collector of the high-side FET; connect to the power supply and input bypass capacitor CIN, with the VIN-to-CIN-to-GND path kept as short as possible.
8 VSW output Source pin of the internal high-side FET and the switching node; attach to the inductor and the cathode of the external diode.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LM2671N-5.0
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: lm2671n-5-0-etched.step / lm2671n-5-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm2671n-5-0.step / lm2671n-5-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 3002d970b17265d0, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF