main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs lm25118q1mhx: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers lm25118q1mhx: viewers · Ray 4d ago
lm25118q1mhx-etched.fit.json lm25118q1mhx: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
lm25118q1mhx-etched.glb lm25118q1mhx: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
lm25118q1mhx-etched.step lm25118q1mhx: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
lm25118q1mhx.glb Publish 0.1.0 · Ray 4d ago
lm25118q1mhx.kicad_mod Publish 0.1.0 · Ray 4d ago
lm25118q1mhx.kicad_sym Publish 0.1.0 · Ray 4d ago
lm25118q1mhx.lbr Publish 0.1.0 · Ray 4d ago
lm25118q1mhx.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/lm25118q1mhx · Ray 4d ago

LM25118Q1MHX

Texas Instruments · AC-DC Controllers And Regulators · HTSSOP-20-EP

LM25118Q1MHX from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply voltage with recommended operating range of 3 V to 42 V.
2 UVLO input Undervoltage lockout input; regulator enters standby mode below 1.23 V and normal mode above 1.23 V with fixed 5 µA sourced current from pin.
3 RT input Oscillator frequency setting pin; connect resistor between this pin and AGND for recommended frequency range of 50 kHz to 500 kHz.
4 EN input Enable input; regulator enters low power mode drawing less than 10 µA when below 0.5 V and requires above 3 V for normal operation.
5 RAMP input Ramp capacitor connection; external capacitor between this pin and AGND sets the ramp slope for emulated current mode control.
6 AGND power_in Analog ground reference.
7 SS input Soft-start pin; external capacitor and internal 10 µA current source set the error amplifier reference rise time, held low when VCC <3.7 V or when UVLO/EN low or thermal shutdown active.
8 FB input Feedback signal input from regulated output connected to the inverting input of the internal error amplifier.
9 COMP output Error amplifier output; connect loop compensation network between this pin and FB pin.
10 VOUT input Output voltage monitor input for emulated current mode control; connect directly to regulated output.
11 SYNC input Synchronization clock input for switching regulator frequency synchronization to external clock.
12 CS input Current sense input; connect to the diode side of the current sense resistor.
13 CSG power_in Current sense ground reference; connect to ground side of the current sense resistor.
14 PGND power_in Power ground connection.
15 LO output Boost MOSFET gate drive output; connect to gate of external boost MOSFET.
16 VCC power_out Regulated bias supply output from internal regulator; locally decouple to PGND using low ESR/ESL capacitor placed as close to controller as possible.
17 VCCX power_in Optional external bias supply input; when voltage exceeds 3.9 V, internal VCC regulator is disabled and VCC connected to VCCX, otherwise connect to AGND if not used.
18 HB power_in High-side gate driver bootstrap supply; connect bootstrap capacitor between HB and HS with capacitor placed close to controller.
19 HO output High-side (buck) MOSFET gate drive output; connect to high-side MOSFET gate through short, low inductance path.
20 HS input High-side MOSFET source pin; connect to source terminal of high-side buck MOSFET and bootstrap capacitor.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: LM25118Q1MHX
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: lm25118q1mhx-etched.step / lm25118q1mhx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm25118q1mhx.step / lm25118q1mhx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 39d708876b7ff442, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF