main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers lm25085myx: viewers · Ray 28d ago
lm25085myx-etched.glb lm25085myx: factory component page (tier=lcsc) · Ray 28d ago
lm25085myx-etched.step lm25085myx: factory component page (tier=lcsc) · Ray 28d ago
lm25085myx-hero.glb lm25085myx: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
lm25085myx-hero.overlay.json Publish 0.1.0 · Ray 28d ago
lm25085myx.glb Publish 0.1.0 · Ray 28d ago
lm25085myx.kicad_mod Publish 0.1.0 · Ray 28d ago
lm25085myx.kicad_sym Publish 0.1.0 · Ray 28d ago
lm25085myx.lbr Publish 0.1.0 · Ray 28d ago
lm25085myx.step Publish 0.1.0 · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago

LM25085MYX

Texas Instruments · DC-DC Converters · MSOP-8-EP

LM25085MYX from Texas Instruments, in a MSOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ADJ input Current limit adjust: the current limit threshold is set by an external resistor from VIN to ADJ together with the external sense resistor or the PFET RDS(ON), and CADJ (recommended 1000pF) filters noise on this pin.
2 RT input On-time control and shutdown: an external resistor from VIN to RT sets the buck switch on-time and switching frequency (up to 1MHz), and grounding this pin shuts down the controller.
3 FB input Voltage feedback from the regulated output, input to the regulation and over-voltage comparators, with a regulation level of 1.25V.
4 GND power_in Circuit ground, the ground reference for all internal circuitry.
5 ISEN input Current sense input for current limit detection: connect to the PFET drain when using RDS(ON) sensing, or to the PFET source and the sense resistor when using an external sense resistor.
6 PGATE output Gate driver output that connects to the gate of the external PFET, swinging between VIN (Q1 off) and the VCC pin voltage (Q1 on).
7 VCC power_in Output of the gate driver bias regulator, regulated approximately 7.7V below VIN, which requires a low ESR capacitor (0.47µF) from VIN to VCC placed as close as possible to the pins.
8 VIN power_in Input supply voltage with an operating range of 4.5V to 42V, requiring a low ESR bypass capacitor located as close as possible to the VIN and GND pins.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-8-EP
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: LM25085MYX
  • Footprint: Package_SO:MSOP-8-1EP_3x3mm_P0.65mm_EP1.5x1.8mm
  • 3D model: MSOP-8-EP (KiCad packages3D, STEP)
  • 3D model files: lm25085myx-etched.step / lm25085myx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm25085myx.step / lm25085myx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 255a8aef9377a78d, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF