main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 27d ago
viewers lm25069pmm-2: viewers · Ray 27d ago
lm25069pmm-2-etched.glb lm25069pmm-2: factory component page (tier=lcsc) · Ray 27d ago
lm25069pmm-2-etched.step lm25069pmm-2: factory component page (tier=lcsc) · Ray 27d ago
lm25069pmm-2-hero.glb lm25069pmm-2: hero GLB from the etched model (keeps the MPN mark) · Ray 27d ago
lm25069pmm-2-hero.overlay.json Publish 0.1.0 · Ray 27d ago
lm25069pmm-2.glb Publish 0.1.0 · Ray 27d ago
lm25069pmm-2.kicad_mod Publish 0.1.0 · Ray 27d ago
lm25069pmm-2.kicad_sym Publish 0.1.0 · Ray 27d ago
lm25069pmm-2.lbr Publish 0.1.0 · Ray 27d ago
lm25069pmm-2.step Publish 0.1.0 · Ray 27d ago
package.json Publish 0.1.0 · Ray 27d ago
page.json Set visibility: public · Ray 27d ago
README.md Publish 0.1.0 · Ray 27d ago

LM25069PMM-2

Texas Instruments · Surge Protection Devices (SPDs) · VSSOP-10-0.5mm

LM25069PMM-2 from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SENSE input Current sense input; the voltage across the current sense resistor (RS) is measured from VIN to this pin, and if it reaches 50mV the load current is limited and the fault timer activates.
2 VIN power_in Positive supply input; a small ceramic bypass capacitor close to this pin is recommended to suppress transients that occur when the load current is switched off.
3 UVLO/EN input Under-voltage lockout input; an external resistor divider from the system input sets the turn-on threshold with a 20 µA internal hysteresis current, and the enable threshold at the pin is 1.17V, which can also be used for remote shutdown.
4 OVLO input Over-voltage lockout input; an external resistor divider from the system input sets the turn-off threshold with a 20 µA internal hysteresis current, and the disable threshold at the pin is 1.16V.
5 GND power_in Circuit ground.
6 TIMER passive Timing capacitor connection that sets the insertion time delay and the fault timeout period, and also sets the restart timing of the LM25069-2.
7 PWR input Power limit set; an external resistor on this pin, together with the current sense resistor RS, sets the maximum power dissipation allowed in the external series pass MOSFET.
8 PGD output Open-drain Power Good indicator that goes active high when the external MOSFET VDS decreases below 1.3V and switches low when VDS increases above 1.9V.
9 OUT input Output feedback input connected to the output rail (external MOSFET source), used internally to determine MOSFET VDS for power limiting and to control the PGD indicator.
10 GATE output Gate drive output connected to the external MOSFET gate, with its voltage limited to 19.5V above ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category Circuit Protection
Pins 10

CAD (KiCad official)

  • Symbol: LM25069PMM-2
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: lm25069pmm-2-etched.step / lm25069pmm-2-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm25069pmm-2.step / lm25069pmm-2.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 ed81a1b21e4ba208, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF