component

LM25005MHX

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, HTSSOP-20-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower supply chiplm25005mhxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6h ago
viewers lm25005mhx: viewers · Ray 6h ago
lm25005mhx-etched.glb lm25005mhx: factory component page (tier=lcsc) · Ray 6h ago
lm25005mhx-etched.step lm25005mhx: factory component page (tier=lcsc) · Ray 6h ago
lm25005mhx-hero.glb Publish 0.1.0 · Ray 6h ago
lm25005mhx-hero.overlay.json Publish 0.1.0 · Ray 6h ago
lm25005mhx.glb Publish 0.1.0 · Ray 6h ago
lm25005mhx.kicad_mod Publish 0.1.0 · Ray 6h ago
lm25005mhx.kicad_sym Publish 0.1.0 · Ray 6h ago
lm25005mhx.lbr Publish 0.1.0 · Ray 6h ago
lm25005mhx.step Publish 0.1.0 · Ray 6h ago
package.json Publish 0.1.0 · Ray 6h ago
page.json Set visibility: public · Ray 6h ago
README.md Initial commit: component/lm25005mhx · Ray 6h ago

LM25005MHX

Texas Instruments · DC-DC Converters · HTSSOP-20-EP

LM25005MHX from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_out Bias regulator output regulated to 7V (typical) with decoupling capacitor 0.1µF to 1µF required.
2 SD input Shutdown/UVLO input where voltage below 0.7V shuts down regulator, 0.7V to 1.225V is standby mode, above 1.225V enables normal operation, with internal 5µA pull-up when open.
3 VIN power_in Input power supply voltage with nominal operating range of 7V to 42V.
4 VIN power_in Input power supply voltage with nominal operating range of 7V to 42V.
5 SYNC tri_state Oscillator synchronization input/output using open-drain architecture with 15ns minimum pulse width for external clock synchronization or multi-device phasing.
6 COMP output Error amplifier output connected to feedback compensation network between this pin and FB pin.
7 FB input Feedback signal input to error amplifier inverting input with 1.225V reference threshold for output voltage regulation.
8 RT input Oscillator frequency setting input controlled by external resistor to AGND with recommended operating frequency range of 50kHz to 500kHz.
9 RAMP input Ramp generator input controlled by external capacitor (50pF to 2nF) connected between this pin and AGND setting slope compensation.
10 AGND power_in Analog ground reference providing internal bias reference for control functions.
11 SS input Soft start input controlled by external capacitor and internal 10µA current source setting ramp rate, held low during standby/UVLO/thermal shutdown.
12 OUT input Output voltage sensing input directly connected to regulated VOUT for feedback control loop.
13 PGND power_in Power ground reference for integrated gate driver and current sense resistor low side.
14 PGND power_in Power ground reference for integrated gate driver and current sense resistor low side.
15 IS input Current sense input at freewheeling Schottky diode anode with internal sense resistor providing 0.5V/A current measurement for control loop.
16 IS input Current sense input at freewheeling Schottky diode anode with internal sense resistor providing 0.5V/A current measurement for control loop.
17 SW output Switch node output from internal buck MOSFET source terminal connected to Schottky diode anode and output inductor.
18 SW output Switch node output from internal buck MOSFET source terminal connected to Schottky diode anode and output inductor.
19 PRE tri_state Bootstrap capacitor pre-charge open-drain output connected to SW pin, conducting 250ns per cycle before buck switch on-time for light load pre-charging.
20 BST power_in Bootstrap capacitor supply input with 22nF ceramic capacitor charged from VCC through internal bootstrap diode during buck switch off-time.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category Power Supply Chip
Pins 21

CAD (KiCad official)

  • Symbol: LM25005MHX
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: lm25005mhx-etched.step / lm25005mhx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm25005mhx.step / lm25005mhx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 cd8d34f54f429d0e, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF