component
LM22673MR-ADJ
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SO-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownLM22673MR-ADJ
Texas Instruments · DC-DC Converters · SO-8
LM22673MR-ADJ from Texas Instruments, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOT | input | Bootstrap input providing gate drive voltage for high-side NFET; requires 10nF bootstrap capacitor between BOOT and SW pins. |
| 2 | NC | unconnected | Not connected internally; pin provides thermal conductor path to printed circuit board. |
| 3 | IADJ | input | Current limit adjust input; connect resistor between pin and GND to set peak current via internal 0.8V reference held at this pin, or leave open for 4.2A (typ) default current limit. |
| 4 | FB | input | Feedback input to error amplifier compared against 1.285V (typ) internal reference for output voltage regulation in -ADJ version. |
| 5 | SS | input | Soft-start pin for timing control; connect external capacitor (100nF to 1µF recommended) to extend soft-start ramp time from internal 500µs default. |
| 6 | GND | power_in | Ground input and system common reference; connect to system ground plane and all load return paths. |
| 7 | VIN | power_in | Supply input voltage ranging from 4.5V to 42V with internal UVLO protection (4.3V typ rising threshold, 3.9V typ falling threshold). |
| 8 | SW | output | Switching output node connecting to power diode cathode and inductor to form step-down buck converter topology. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SO-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
LM22673MR-ADJ - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
lm22673mr-adj-etched.step/lm22673mr-adj-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lm22673mr-adj.step/lm22673mr-adj.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (35 pp, sha256
5254d1f406555d9b, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).