component

LM20333MHX

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, HTSSOP-20-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lm20333mhxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15h ago
viewers lm20333mhx: viewers · Ray 15h ago
lm20333mhx-etched.glb lm20333mhx: factory component page (tier=lcsc) · Ray 15h ago
lm20333mhx-etched.step lm20333mhx: factory component page (tier=lcsc) · Ray 15h ago
lm20333mhx-hero.glb lm20333mhx: hero GLB from the etched model (keeps the MPN mark) · Ray 11h ago
lm20333mhx-hero.overlay.json Publish 0.1.0 · Ray 15h ago
lm20333mhx.glb Publish 0.1.0 · Ray 15h ago
lm20333mhx.kicad_mod Publish 0.1.0 · Ray 15h ago
lm20333mhx.kicad_sym Publish 0.1.0 · Ray 15h ago
lm20333mhx.lbr Publish 0.1.0 · Ray 15h ago
lm20333mhx.step Publish 0.1.0 · Ray 15h ago
package.json Publish 0.1.0 · Ray 15h ago
page.json Set visibility: public · Ray 15h ago
README.md Initial commit: component/lm20333mhx · Ray 15h ago

LM20333MHX

Texas Instruments · DC-DC Converters · HTSSOP-20-EP

LM20333MHX from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SS/TRK input Soft-start or tracking control input: an internal 4.5 µA source charges the external soft-start capacitor, the PWM can track an external low-impedance voltage ramp, and if left open an internal 1 ms soft-start ramp is used.
2 FB input Feedback input connected to the inverting input of the internal transconductance error amplifier, which is referenced to the internal 800 mV reference.
3 PGOOD output Open-drain power-good output indicating the output voltage is regulating within tolerance; a 10 kΩ to 100 kΩ pull-up resistor is recommended if used.
4 COMP passive Output of the internal error amplifier and input to the PWM; the loop compensation network connects between COMP and AGND.
5 VIN power_in Input supply voltage with a nominal operating range of 4.5 V to 36 V.
6 VIN power_in Input supply voltage with a nominal operating range of 4.5 V to 36 V.
7 SW output Switch node: the drain of the internal synchronous rectifier power NMOSFET and the source of the internal control power NMOSFET.
8 SW output Switch node: the drain of the internal synchronous rectifier power NMOSFET and the source of the internal control power NMOSFET.
9 GND power_in Ground, the internal reference for the power MOSFETs.
10 GND power_in Ground, the internal reference for the power MOSFETs.
11 GND power_in Ground, the internal reference for the power MOSFETs.
12 AGND power_in Analog ground, the internal reference for the regulator control functions.
13 SW output Switch node: the drain of the internal synchronous rectifier power NMOSFET and the source of the internal control power NMOSFET.
14 SW output Switch node: the drain of the internal synchronous rectifier power NMOSFET and the source of the internal control power NMOSFET.
15 VIN power_in Input supply voltage with a nominal operating range of 4.5 V to 36 V.
16 VIN power_in Input supply voltage with a nominal operating range of 4.5 V to 36 V.
17 BOOT power_in Boost input for the bootstrap capacitor, connected from SW to BOOT to power the control MOSFET gate driver; an internal diode from VCC charges it.
18 VCC power_out Output of the high-voltage linear regulator that tracks VIN up to about 7.2 V and regulates to approximately 5.5 V; it needs a 0.1 µF to 1 µF ceramic decoupling capacitor and is output only.
19 EN input Enable and UVLO input: an external voltage divider sets the line undervoltage lockout threshold, and an internal 2 µA pull-up enables the regulator if the pin is left unconnected.
20 SYNC input Frequency synchronization input: an external clock sets the switching frequency (synchronizable from 250 kHz to 1.5 MHz), and if left open the device runs at approximately 200 kHz.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: LM20333MHX
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: lm20333mhx-etched.step / lm20333mhx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm20333mhx.step / lm20333mhx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 6bfea80a6826023b, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF