main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7h ago
viewers lm1971mx: viewers · Ray 7h ago
lm1971mx-etched.glb lm1971mx: factory component page (tier=lcsc) · Ray 7h ago
lm1971mx-etched.step lm1971mx: factory component page (tier=lcsc) · Ray 7h ago
lm1971mx-hero.glb lm1971mx: hero GLB from the etched model (keeps the MPN mark) · Ray 7h ago
lm1971mx-hero.overlay.json Publish 0.1.0 · Ray 7h ago
lm1971mx.glb Publish 0.1.0 · Ray 7h ago
lm1971mx.kicad_mod Publish 0.1.0 · Ray 7h ago
lm1971mx.kicad_sym Publish 0.1.0 · Ray 7h ago
lm1971mx.lbr Publish 0.1.0 · Ray 7h ago
lm1971mx.step Publish 0.1.0 · Ray 7h ago
package.json Publish 0.1.0 · Ray 7h ago
page.json Set visibility: public · Ray 7h ago
README.md Initial commit: component/lm1971mx · Ray 7h ago

LM1971MX

Texas Instruments · Global Sourcing Parts · SOIC-8

LM1971MX from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREFIN input Reference input for the analog signal, which should be biased at half of the supply voltage VDD as shown in Figures 1 and 19.
2 OUT output Attenuated analog output; it should be buffered by a low input bias current, high input impedance op amp to keep DC shifts and linearity errors low.
3 GND power_in Digital input reference and lower voltage reference for the IC, to be held at system ground in single-supply operation (absolute maximum voltages are measured to this pin).
4 LOAD input Active-low enable that allows data to be clocked in while low (0 V), accepting TTL or CMOS levels referenced to GND and needing to go low at least 150 ns before the first clock rising edge.
5 DATA input Serial data input accepting TTL or CMOS levels referenced to GND, shifted in on each CLOCK rising edge as an 8-bit address followed by an 8-bit attenuation setting.
6 CLOCK input Serial clock input accepting TTL or CMOS levels referenced to GND, which loads data into the internal shift register on its rising edge, with a maximum clock frequency of 2 MHz.
7 VDD power_in Positive supply pin; the device operates from 4.5 V to 12 V.
8 IN input Analog signal input with a nominal input impedance of 40 kΩ (limits 20 kΩ min, 60 kΩ max).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Global Sourcing Parts
Pins 8

CAD (KiCad official)

  • Symbol: LM1971MX
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lm1971mx-etched.step / lm1971mx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm1971mx.step / lm1971mx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 965920653b38d573, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF