Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LM1881MX

Texas Instruments · Video Interface ICs · SOIC-8

LM1881MX from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CSOUT output Composite sync output. Reproduces the sync tips stripped from the composite video input; logic-level output with logic-0 sink of 1.6 mA (VOL ≤ 0.8 V) and typical logic-1 swing of 3.6 V (VCC=5 V) or 10 V (VCC=12 V).
2 CVIN input Composite video input. AC-coupled through 0.1 µF; internally clamped to 1.5 V DC nominal with an input impedance >10 kΩ. Accepts 0.5-2 V p-p standard sync video.
3 VSOUT output Vertical sync output. Positive-going pulse (nominally 230 µs wide for NTSC) generated on the rising edge of the first serration of the vertical sync interval. Logic-0 sink 1.6 mA (VOL ≤ 0.8 V).
4 GND power_in Ground reference for the device.
5 BPOUT output Burst gate / back-porch timing output. Positive pulse (typ. 4 µs wide with 2.7 kΩ pull-up) coincident with the color burst / back porch of each horizontal line. Logic-0 sink 1.6 mA (VOL ≤ 0.8 V).
6 RSET input Charge-current external resistor pin. External RSET (typ. 680 kΩ to GND) sets internal integrator/oscillator current and thus vertical sync/burst timing. Internal reference ≈ 1.22 V. Keep low-capacitance layout to avoid coupling from output pins.
7 OEOUT output Odd/even field index output. Identifies which field of an interlaced video source is currently at the input; toggles once per field. Logic-0 sink 1.6 mA (VOL ≤ 0.8 V); max output sink current 2 mA.
8 VCC power_in Positive supply voltage input, 5 V to 12 V DC (absolute max 13.2 V). Supply current typ. 5.2 mA at 5 V, 5.5 mA at 12 V; decouple with 0.1 µF to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • LM1881MXM
  • LM1881MX
  • LM1881MXN

CAD (KiCad official)

  • Symbol: LM1881MX
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lm1881mx-etched.step / lm1881mx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm1881mx.step / lm1881mx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 125197c8d4aec5b5, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF