component

LM1117M-5.0

Public Made by Adom

by adom

HGSEMI Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lm1117m-5.0factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23d ago
viewers lm1117m-5-0: viewers · Ray 23d ago
lm1117m-5-0-etched.glb Publish 0.1.0 · Ray 23d ago
lm1117m-5-0-etched.step lm1117m-5-0: factory component page (tier=lcsc) · Ray 23d ago
lm1117m-5-0-hero.glb lm1117m-5-0: hero GLB from the etched model (keeps the MPN mark) · Ray 23d ago
lm1117m-5-0-hero.overlay.json Publish 0.1.0 · Ray 23d ago
lm1117m-5-0.glb Publish 0.1.0 · Ray 23d ago
lm1117m-5-0.kicad_mod Publish 0.1.0 · Ray 23d ago
lm1117m-5-0.kicad_sym Publish 0.1.0 · Ray 23d ago
lm1117m-5-0.lbr Publish 0.1.0 · Ray 23d ago
lm1117m-5-0.step Publish 0.1.0 · Ray 23d ago
package.json Publish 0.1.0 · Ray 23d ago
page.json Set visibility: public · Ray 23d ago
README.md Publish 0.1.0 · Ray 23d ago

LM1117M-5.0

HGSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOP-8

LM1117M-5.0 from HGSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND/ADJ power_in Ground reference pin, which also serves as the adjust pin on the adjustable version; the datasheet gives adjust-pin current Iadj of 60 to 120 µA.
2 VOUT power_out Regulated output voltage; the datasheet gives a dropout of 1.2 V at 1 A output current.
3 VOUT power_out Regulated output voltage; this pin is internally tied to the other VOUT pins (2, 6, 7).
4 VIN power_in Input supply voltage; the datasheet gives an absolute maximum of 20 V and a recommended input voltage of 15 V.
5 N/C unconnected Internally not connected.
6 VOUT power_out Regulated output voltage; this pin is internally tied to the other VOUT pins (2, 3, 7).
7 VOUT power_out Regulated output voltage; this pin is internally tied to the other VOUT pins (2, 3, 6).
8 N/C unconnected Internally not connected.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage (25°C row) VOUT 4.95 5 5.05 V IOUT=10mA, VIN=7V, TJ=25℃, 0≤IOUT≤1A, 6.5V≤VIN≤12V 4
Output voltage (full temperature row) VOUT 4.9 5 5.1 V 0≤IOUT≤1A, 6.5V≤VIN≤12V, junction temp -40℃~125℃ 4
Dropout voltage at 100mA Vdrop 1 1.2 V IOUT=100mA 4
Dropout voltage at 500mA Vdrop 1.05 1.25 V IOUT=500mA 4
Dropout voltage at 1A Vdrop 1.1 1.3 V IOUT=1A 4
Ripple rejection PSRR 60 75 dB fRIPPLE=120Hz, (VIN-VOUT)=3V, VRIPPLE=1VPP 4
Current limit Ilimit 1.2 1.4 1.5 A 4
Quiescent current Iq 5 10 mA 4.25V≤VIN≤6.5V 4
Line regulation Rline 3 7 mV VINMIN≤VIN≤12V, VOUT=Fixed/Adj, IOUT=10mA 4
Load regulation Rload 6 12 mV 10mA≤IOUT≤1A, VOUT=Fixed/Adj 4
Adjust pin current Iadj 60 120 µA 4
Adjust pin current change 0.2 5 µA 0≤IOUT≤1A, 1.4V≤VIN-VOUT≤10V 4
Long-term stability 0.3 % Tamb=125°C, 1000Hrs 4
Output voltage temperature stability TSOUT 0.3 % 4
Temperature stability 0.5 % 4
RMS output noise 0.003 % of VOUT 10Hz≤f≤10kHz 4
Thermal shutdown temperature TSD 150 ℃ 4
Input voltage (recommended) VIN 15 V 4
Operating junction temperature range (recommended) TJ -40 125 ℃ 4
Input voltage (absolute maximum) VIN 20 V 3
Lead temperature (soldering, 10 s) TLEAD 260 ℃ TO-252/SOP-8/DFN, soldering 10 s 3
Operating junction temperature range (absolute maximum) TJ 150 ℃ 3
Storage temperature TSTG -65 150 ℃ 3
ESD capability ESD 2000 V 3
Thermal resistance, junction to ambient (SOP-8) θJA 90 ℃/W 无散热片 (no heatsink) 4

CAD (KiCad official)

  • Symbol: LM1117M-5.0
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: lm1117m-5-0-etched.step / lm1117m-5-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm1117m-5-0.step / lm1117m-5-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (12 pp, sha256 2486968a9dcfb2fd, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF