Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LM1117DT-5.0

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-252

LM1117DT-5.0 from Texas Instruments, in a TO-252. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ADJ/GND power_in Adjust pin for adjustable output option; ground pin for fixed output option, so for the 5.0 V fixed version this pin is GND.
2 VOUT power_out Output voltage pin for the regulator, rated for up to 800 mA of output current per the datasheet.
3 VIN power_in Input voltage pin for the regulator; recommended VIN to GND is 15 V maximum and the absolute maximum is 20 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TO-252
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage VOUT 4.95 5 5.05 V IOUT = 10 mA, VIN = 7 V, TJ = 25°C 5
Output voltage VOUT 4.9 5.1 V 0 ≤ IOUT ≤ 800 mA, 6.5 V ≤ VIN ≤ 12 V, over junction temperature range 0°C to 125°C 5
Line regulation ΔVOUT 10 mV IOUT = 0 mA, 6.5 V ≤ VIN ≤ 15 V, over junction temperature range 0°C to 125°C 5
Load regulation ΔVOUT 15 mV VIN = 6.5 V, 0 ≤ IOUT ≤ 800 mA, over junction temperature range 0°C to 125°C 5
Dropout voltage VIN-VOUT 1.2 V IOUT = 100 mA, over junction temperature range 0°C to 125°C 6
Dropout voltage VIN-VOUT 1.25 V IOUT = 500 mA, over junction temperature range 0°C to 125°C 6
Dropout voltage VIN-VOUT 1.3 V IOUT = 800 mA, over junction temperature range 0°C to 125°C 6
Thermal regulation 0.01 0.1 %/W TA = 25°C, 30-ms pulse 6
Current limit ILIMIT 800 1200 1500 mA VIN - VOUT = 5 V, TJ = 25°C 6
Quiescent current IQ 10 mA LM1117-5.0, VIN ≤ 15 V, over junction temperature range 0°C to 125°C 6
Ripple rejection 60 dB fRIPPLE = 120 Hz, VIN - VOUT = 3 V, VRIPPLE = 1 VPP, over junction temperature range 0°C to 125°C 6
Adjust pin current IADJ 120 μA over junction temperature range 0°C to 125°C 6
Adjust pin current change 5 μA 10 ≤ IOUT ≤ 800 mA, 1.4 V ≤ VIN - VOUT ≤ 10 V, over junction temperature range 0°C to 125°C 6
Output voltage VOUT 5 V 0 ≤ IOUT ≤ 800 mA, 6.5 V ≤ VIN ≤ 12 V, TJ = 25°C 5
Line regulation ΔVOUT 1 mV IOUT = 0 mA, 6.5 V ≤ VIN ≤ 15 V, TJ = 25°C 5
Load regulation ΔVOUT 1 mV VIN = 6.5 V, 0 ≤ IOUT ≤ 800 mA, TJ = 25°C 5
Dropout voltage VIN-VOUT 1.1 V IOUT = 100 mA, TJ = 25°C 6
Dropout voltage VIN-VOUT 1.15 V IOUT = 500 mA, TJ = 25°C 6
Dropout voltage VIN-VOUT 1.2 V IOUT = 800 mA, TJ = 25°C 6
Quiescent current IQ 5 mA LM1117-5.0, VIN ≤ 15 V, TJ = 25°C 6
Ripple rejection 75 dB fRIPPLE = 120 Hz, VIN - VOUT = 3 V, VRIPPLE = 1 VPP, TJ = 25°C 6
Adjust pin current IADJ 60 μA TJ = 25°C 6
Adjust pin current change 0.2 μA 10 ≤ IOUT ≤ 800 mA, 1.4 V ≤ VIN - VOUT ≤ 10 V, TJ = 25°C 6
Temperature stability 0.5 % 6
Long term stability 0.3 % TA = 125°C, 1000 hours 6
RMS output noise (% of VOUT) 0.003 % 10 Hz ≤ f ≤ 10 kHz 6
Maximum input voltage (VIN to GND) VIN 20 V VIN to GND 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
Input voltage VIN 15 V VIN to GND 4
Junction temperature TJ 0 125 °C LM1117 (commercial) 4
Junction-to-ambient thermal resistance RθJA 45.1 °C/W TO-252 (NDP) package 4
Junction-to-case (top) thermal resistance RθJC(top) 52.1 °C/W TO-252 (NDP) package 4
Junction-to-board thermal resistance RθJB 29.8 °C/W TO-252 (NDP) package 4
Junction-to-top characterization parameter ψJT 4.5 °C/W TO-252 (NDP) package 4
Junction-to-board characterization parameter ψJB 29.4 °C/W TO-252 (NDP) package 4
Junction-to-case (bottom) thermal resistance RθJC(bot) 1.3 °C/W TO-252 (NDP) package 4

CAD (KiCad official)

  • Symbol: LM1117DT-5.0
  • Footprint: Package_TO_SOT_SMD:TO-252-2
  • 3D model: TO-252 (KiCad packages3D, STEP)
  • 3D model files: lm1117dt-5-0-etched.step / lm1117dt-5-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm1117dt-5-0.step / lm1117dt-5-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 c117f5dd97fd15e6, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF