component
LM-TPPRTR5V0U4Y
Public Made by Adomby adom
Leiditech ESD And Surge Protection (TVS/ESD), SOT-363. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 16d ago |
| viewers | 16d ago |
| lm-tpprtr5v0u4y-etched.glb | 16d ago |
| lm-tpprtr5v0u4y-etched.step | 16d ago |
| lm-tpprtr5v0u4y-hero.glb | 16d ago |
| lm-tpprtr5v0u4y-hero.overlay.json | 16d ago |
| lm-tpprtr5v0u4y.glb | 16d ago |
| lm-tpprtr5v0u4y.kicad_mod | 16d ago |
| lm-tpprtr5v0u4y.kicad_sym | 16d ago |
| lm-tpprtr5v0u4y.lbr | 16d ago |
| lm-tpprtr5v0u4y.step | 16d ago |
| package.json | 16d ago |
| page.json | 16d ago |
| README.md | 16d ago |
LM-TPPRTR5V0U4Y
Leiditech · ESD And Surge Protection (TVS/ESD) · SOT-363
LM-TPPRTR5V0U4Y from Leiditech, in a SOT-363. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I/O1 | passive | ESD-protected line 1 steering-diode channel, connected to pin 6 side of the array in the pin configuration diagram, with 0.8pF max junction capacitance (V=0V, f=1MHz). |
| 2 | GND | power_in | Ground connection at the anode of the central 5V TVS diode (VRWM 5V, VBR 6V min at 1mA), used as the return for the steering diodes. |
| 3 | I/O2 | passive | ESD-protected line 2 steering-diode channel, rated for IEC 61000-4-2 ±25kV air and ±20kV contact discharge. |
| 4 | I/O3 | passive | ESD-protected line 3 steering-diode channel, rated for IEC 61000-4-2 ±25kV air and ±20kV contact discharge. |
| 5 | VCC | power_in | Cathode of the central 5V TVS diode (VRWM 5V, reverse leakage 0.5µA max at 5V) to which the steering diodes clamp, connected to the supply or VBUS line. |
| 6 | I/O4 | passive | ESD-protected line 4 steering-diode channel, rated for IEC 61000-4-2 ±25kV air and ±20kV contact discharge. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Leiditech |
| Package | SOT-363 |
| Category | Circuit Protection |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Reverse Working Voltage | VRWM | 5 | V | 2 | |||
| Breakdown Voltage | VBR | 6 | V | IT = 1mA | 2 | ||
| Reverse Leakage Current | IR | 0.5 | µA | VRWM = 5V | 2 | ||
| Clamping Voltage | VC | 15 | V | IPP = 1A (8 x 20 µs pulse) | 2 | ||
| Clamping Voltage | VC | 20 | V | IPP = 5A (8 x 20 µs pulse) | 2 | ||
| Junction Capacitance | CJ | 0.8 | pF | V = 0V, f = 1MHz | 2 | ||
| Peak Pulse Power | Ppp | 100 | W | 8/20µs, Tamb=25°C | 1 | ||
| ESD per IEC 61000-4-2 (Air) | VESD | -25 | 25 | kV | Tamb=25°C | 1 | |
| ESD per IEC 61000-4-2 (Contact) | VESD | -20 | 20 | kV | Tamb=25°C | 1 | |
| Operating Temperature Range | TJ | -55 | 125 | °C | 1 | ||
| Storage Temperature Range | TSTJ | -55 | 150 | °C | 1 |
CAD (KiCad official)
- Symbol:
LM-TPPRTR5V0U4Y - Footprint:
Package_TO_SOT_SMD:SOT-363_SC-70-6 - 3D model: SOT-363 (KiCad packages3D, STEP)
- 3D model files:
lm-tpprtr5v0u4y-etched.step/lm-tpprtr5v0u4y-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lm-tpprtr5v0u4y.step/lm-tpprtr5v0u4y.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Leiditech datasheet (3 pp, sha256
47c0905a4d10d3ce, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).