main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers lk112m60tr: viewers · Ray 1d ago
lk112m60tr-etched.glb lk112m60tr: factory component page (tier=lcsc) · Ray 1d ago
lk112m60tr-etched.step lk112m60tr: factory component page (tier=lcsc) · Ray 1d ago
lk112m60tr-hero.glb Publish 0.1.0 · Ray 1d ago
lk112m60tr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
lk112m60tr.glb Publish 0.1.0 · Ray 1d ago
lk112m60tr.kicad_mod Publish 0.1.0 · Ray 1d ago
lk112m60tr.kicad_sym Publish 0.1.0 · Ray 1d ago
lk112m60tr.lbr Publish 0.1.0 · Ray 1d ago
lk112m60tr.step Publish 0.1.0 · Ray 1d ago
package.json lk112m60tr: LCSC part number C2682585 (was published as the bare integer) · Ray 8h ago
page.json lk112m60tr: LCSC part number C2682585 (was published as the bare integer) · Ray 8h ago
README.md Initial commit: component/lk112m60tr · Ray 1d ago

LK112M60TR

STMicroelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

LK112M60TR from STMicroelectronics, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SHDN input Shutdown input; regulator enabled when connected to logic high (≥1.8 V), disabled when connected to logic low (<0.6 V) reducing quiescent current to 0.1 µA maximum in OFF mode
2 GND power_in Ground pin internally connected to the die attach flag to decrease the total thermal resistance and increase the package ability to dissipate power
3 Bypass passive Bypass pin with 0.1 µF capacitor connection to improve the noise performance, reducing output noise to 30 µVrms typical at 10 Hz to 80 kHz bandwidth
4 OUT output Regulated output port; 6.0 V nominal output with ±2% accuracy at 30 mA load, supporting up to 150 mA continuous output current
5 IN power_in Supply input port; requires operative input voltage from 6.5 V to 14 V (VOUT + 0.5 V minimum) to support 150 mA maximum output current with 350 mV dropout at full load

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: LK112M60TR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: lk112m60tr-etched.step / lk112m60tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lk112m60tr.step / lk112m60tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (18 pp, sha256 fc1c9dfacf62927c, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF