component

LF356 JFET-Input Op-Amp

Public Made by Adom

by adom

Single JFET-input operational amplifier with fast settling and high slew rate.

op-ampjfetsinglefastanalogtisoic-8
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LF356

Texas Instruments · Operational Amplifier · SOIC-8

The LF356 is a single JFET-input operational amplifier with a 12 V/us slew rate, 5 MHz bandwidth, and fast settling time. Its JFET inputs give high input impedance and low bias current, suiting sample-and-hold circuits, DAC output buffers, fast active filters, and general high-speed analog.

Pinout

Pin Name Type Function
1 BALANCE input Offset-null / balance terminal for trimming input offset voltage. Connect a potentiometer between pins 1 and 5 with the wiper returned to V- (see typical application).
2 -INPUT input Inverting input of the op-amp (JFET gate). High input impedance ~10^12 Ω, input bias current typ. 30 pA. Absolute-max differential input ±40 V (LF15x/LF25x/LF356B) or ±30 V (LF35x).
3 +INPUT input Noninverting input of the op-amp (JFET gate). High input impedance ~10^12 Ω, input bias current typ. 30 pA.
4 V- power_in Negative power supply rail. Recommended operating range ±15 V (Vs); absolute-max supply ±22 V (LF356B) / ±18 V (LF35x). Bypass to ground with a local ceramic capacitor.
5 BALANCE input Offset-null / balance terminal (second end of the offset-trim pot). Connect a potentiometer between pins 1 and 5 with the wiper to V-.
6 OUTPUT output Op-amp output. Continuous output short-circuit protected. Drives capacitive loads up to 5,000 pF without stability problems. Large-signal voltage gain typ. 106 dB.
7 V+ power_in Positive power supply rail. Recommended operating range ±15 V (Vs); absolute-max supply ±22 V (LF356B) / ±18 V (LF35x). Bypass to ground with a local ceramic capacitor.
8 NC unconnected No internal connection. Leave floating or tie to a convenient net; do not use as a routing tie-point on critical high-impedance nodes.

Key specifications

Parameter Value
Type Single JFET-input op-amp
Supply voltage +-5 V to +-18 V
Input bias current 30 pA typ
Slew rate 12 V/us typ
Gain-bandwidth product 5 MHz typ
Settling time 1.5 us to 0.01%
Operating temperature 0 C to 70 C

Ordering variants

Same part, different packaging or reel option.

  • LF356P
  • LF356N
  • LF356D
  • LF356DR
  • LF356H
  • LF356LMC

CAD (KiCad official)

  • Symbol: lf356.kicad_sym
  • Footprint: lf356.kicad_mod
  • 3D model: SOIC-8 body from KiCad Package_SO/SOIC-8_3.9x4.9mm_P1.27mm.
  • 3D model files: lf356-etched.step / lf356-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lf356.step / lf356.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 5d84a62d96b964a5, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF