component
LESD8D18CT5G
Public Made by Adomby adom
LRC ESD Protection Devices, SOD-882. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLESD8D18CT5G
LRC · ESD Protection Devices · SOD-882
LESD8D18CT5G from LRC, in a SOD-882. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1 | passive | One terminal of the bidirectional TVS ESD protection diode, which is rated for IEC 61000-4-2 ESD protection of ±30 kV contact and air discharge. |
| 2 | 2 | passive | The other terminal of the bidirectional TVS ESD protection diode, which is rated for IEC 61000-4-2 ESD protection of ±30 kV contact and air discharge. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOD-882 |
| Category | Circuit Protection |
| Pins | 2 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Breakdown Voltage (Min) @ IT | VBR | 19 | V | @ IT = 1.0 mA, pulse test at 25℃ (Note 2) | 2 | ||
| Maximum Reverse Leakage Current @ VRWM | IR | 0.3 | A | @ VRWM = 18 V (unit as printed in column header IR1(A)) | 2 | ||
| Maximum Reverse Peak Pulse Current | IPP | 4 | A | Surge current waveform per Figure 1 (Note 3) | 2 | ||
| Clamping Voltage @ Maximum IPP | VC | 29 | V | @ MAX IPP (Note 3) | 2 | ||
| Peak Power Dissipation | Ppk | 116 | W | Surge per Figure 1 (Note 3) | 2 | ||
| Capacitance | C | 27 | pF | @ VR = 0 and f = 1.0 MHz | 2 | ||
| Total Power Dissipation on FR-5 Board | PD | 200 | mW | @ TA = 25℃ (Note 1, FR-5 board) | 1 | ||
| Junction and Storage Temperature Range | TJ,TSTG | -55 | 150 | ℃ | 1 | ||
| Lead Solder Temperature, Maximum | TL | 260 | ℃ | 10 second duration | 1 | ||
| ESD Withstand Voltage, Contact and Air Discharge | IEC 61000-4-2 (ESD) | -30 | 30 | kV | IEC 61000-4-2, contact and air discharge, printed as ±30 kV | 1 |
CAD (KiCad official)
- Symbol:
LESD8D18CT5G - Footprint:
Diode_SMD:D_SOD-882 - 3D model: SOD-882 (KiCad packages3D, STEP)
- 3D model files:
lesd8d18ct5g-etched.step/lesd8d18ct5g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lesd8d18ct5g.step/lesd8d18ct5g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (4 pp, sha256
eb2a66f925972257, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).