main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers lesd8d12t5g: viewers · Ray 13d ago
lesd8d12t5g-etched.glb Publish 0.1.0 · Ray 13d ago
lesd8d12t5g-etched.step lesd8d12t5g: factory component page (tier=lcsc) · Ray 13d ago
lesd8d12t5g-hero.glb lesd8d12t5g: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
lesd8d12t5g-hero.overlay.json Publish 0.1.0 · Ray 13d ago
lesd8d12t5g.glb Publish 0.1.0 · Ray 13d ago
lesd8d12t5g.kicad_mod Publish 0.1.0 · Ray 13d ago
lesd8d12t5g.kicad_sym Publish 0.1.0 · Ray 13d ago
lesd8d12t5g.lbr Publish 0.1.0 · Ray 13d ago
lesd8d12t5g.step Publish 0.1.0 · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago

LESD8D12T5G

LRC · ESD Protection Devices · SOD-882

LESD8D12T5G from LRC, in a SOD-882. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CATHODE passive Cathode terminal of the ESD protection diode, rated for a stand-off voltage of 12 V (VRWM) with a maximum reverse leakage of 1.0 µA at VRWM.
2 ANODE passive Anode terminal of the ESD protection diode, which clamps ESD events of up to ±15 kV per IEC 61000-4-2 as stated in the maximum ratings.

Key specifications

Parameter Value
Manufacturer LRC
Package SOD-882
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse stand-off voltage VRWM 12 V 2
Reverse leakage current IR 1 uA @ VRWM 2
Breakdown voltage VBR 13.3 V @ IT = 1.0 mA (Note 2), measured at 25 C with pulse test current 2
Peak pulse current IPP 5.9 A Note 3, surge current waveform per Figure 3 2
Clamping voltage VC 23.7 V @ Max IPP (Note 3) 2
Forward voltage VF 0.9 V @ IF = 10 mA, for all types 2
Total power dissipation on FR-5 board PD 150 Mw @ TA = 25 C, FR-5 board (Note 1) 1
Junction and storage temperature range TJ,TSTG -55 150 C 1
Lead solder temperature (maximum, 10 second duration) TL 260 C 10 second duration 1
ESD voltage per IEC 61000-4-2 -15 15 kV IEC 61000-4-2 (ESD), printed +/-15 kV 1
ESD voltage per human body model 16 kV Human body model 1
Contact discharge ESD voltage -8 8 kV Contact discharge, IEC 61000-4-2 1

CAD (KiCad official)

  • Symbol: LESD8D12T5G
  • Footprint: Diode_SMD:D_SOD-882
  • 3D model: SOD-882 (KiCad packages3D, STEP)
  • 3D model files: lesd8d12t5g-etched.step / lesd8d12t5g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lesd8d12t5g.step / lesd8d12t5g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LRC datasheet (4 pp, sha256 d4d7718c58566830, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF