component
LDR6328S
Public Made by Adomby adom
Legendary USB ICs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLDR6328S
Legendary · USB ICs · SOP-8
LDR6328S from Legendary, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VSS | power_in | Chip ground. |
| 2 | EN_UP_D+ | input | Input used to control the USB port D+ output of 3.3V and 0.6V voltages. |
| 3 | UP_D- | bidirectional | Input/output used to control the USB port D- output of 3.3V voltage. |
| 4 | ADC_D- | bidirectional | Input/output used to control the USB port D- output of 0.6V voltage and to detect the D- voltage. |
| 5 | CC2 | bidirectional | Input/output for CC2 channel level detection of the C1 port. |
| 6 | CC1 | bidirectional | Input/output for CC1 channel level detection of the C1 port. |
| 7 | PDLDO/VREF | bidirectional | Input/output for the external capacitor of the USB PD communication LDO and for VBUS voltage detection. |
| 8 | VDD | power_in | Chip power supply; recommended 3.3V to 5V, absolute maximum -0.3V to 6.0V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Legendary |
| Package | SOP-8 |
| Category | Interface ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| 电源供电 (Supply voltage) | VDD | -0.3 | 6 | V | 5 | ||
| 输入电压 (Input voltage) | VI | -0.3 | V | max printed as VDD+0.3 | 5 | ||
| 输出电压 (Output voltage) | VO | -0.3 | V | max printed as VDD | 5 | ||
| 储存温度 (Storage temperature) | Tstg | -55 | 150 | ℃ | 5 | ||
| 电源供电 (Supply voltage) | VDD | 3.3 | 5 | V | 5 | ||
| 环境温度 (Ambient temperature) | Ta | -40 | 85 | ℃ | 5 |
CAD (KiCad official)
- Symbol:
LDR6328S - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
ldr6328s-etched.step/ldr6328s-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ldr6328s.step/ldr6328s.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Legendary datasheet (8 pp, sha256
f4d9e3bc32b89745, retrieved 2026-10-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).