main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20h ago
viewers ldln025pu12r: viewers · Ray 20h ago
ldln025pu12r-etched.glb ldln025pu12r: factory component page (tier=lcsc) · Ray 20h ago
ldln025pu12r-etched.step ldln025pu12r: factory component page (tier=lcsc) · Ray 20h ago
ldln025pu12r-hero.glb Publish 0.1.0 · Ray 20h ago
ldln025pu12r-hero.overlay.json Publish 0.1.0 · Ray 20h ago
ldln025pu12r.glb Publish 0.1.0 · Ray 20h ago
ldln025pu12r.kicad_mod Publish 0.1.0 · Ray 20h ago
ldln025pu12r.kicad_sym Publish 0.1.0 · Ray 20h ago
ldln025pu12r.lbr Publish 0.1.0 · Ray 20h ago
ldln025pu12r.step Publish 0.1.0 · Ray 20h ago
package.json ldln025pu12r: LCSC part number C3745767 (was published as the bare integer) · Ray 8h ago
page.json ldln025pu12r: LCSC part number C3745767 (was published as the bare integer) · Ray 8h ago
README.md Initial commit: component/ldln025pu12r · Ray 20h ago

LDLN025PU12R

STMicroelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DFN-4(1x1)

LDLN025PU12R from STMicroelectronics, in a DFN-4(1x1). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT output LDO output voltage supporting up to 250mA output current; accuracy ±2% for VOUT≥1.8V or ±4% for VOUT<1.8V.
2 GND power_in Ground.
3 EN input Enable input with 1MΩ internal pull-down; set high (≥1.2V) to enable or low (≤0.4V) to disable the device.
4 VIN power_in Supply voltage input with operating range 1.5V to 5.5V.
5 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package DFN-4(1x1)
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: LDLN025PU12R
  • Footprint: Package_DFN_QFN:UDFN-4-1EP_1x1mm_P0.65mm_EP0.48x0.48mm
  • 3D model: DFN-4(1x1) (KiCad packages3D, STEP)
  • 3D model files: ldln025pu12r-etched.step / ldln025pu12r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ldln025pu12r.step / ldln025pu12r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (27 pp, sha256 b71eeee4c541f04a, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF