component

LD1086DT50TR

Public Made by Adom

by adom

STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TO-252-2(DPAK). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ld1086dt50trfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs ld1086dt50tr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 25d ago
viewers ld1086dt50tr: viewers · Ray 1mo ago
ld1086dt50tr-etched.fit.json ld1086dt50tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
ld1086dt50tr-etched.glb ld1086dt50tr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 25d ago
ld1086dt50tr-etched.step ld1086dt50tr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 25d ago
ld1086dt50tr.glb Publish 0.1.0 · Ray 1mo ago
ld1086dt50tr.kicad_mod Publish 0.1.0 · Ray 1mo ago
ld1086dt50tr.kicad_sym Publish 0.1.0 · Ray 1mo ago
ld1086dt50tr.lbr Publish 0.1.0 · Ray 1mo ago
ld1086dt50tr.step Publish 0.1.0 · Ray 1mo ago
package.json ld1086dt50tr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 25d ago
page.json ld1086dt50tr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 25d ago
README.md Initial commit: component/ld1086dt50tr · Ray 1mo ago

LD1086DT50TR

STMicroelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-252-2(DPAK)

LD1086DT50TR from STMicroelectronics, in a TO-252-2(DPAK). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground/reference pin (labeled ADJ/GND on the diagram); for this fixed 5.0 V output version this pin is tied internally to ground.
2 VOUT output Regulated 5.0 V output pin (typ. 4.9-5.1 V over load/line/temperature per LD1086#50 table); this pin is physically and electrically connected to the DPAK tab.
3 VIN power_in Unregulated DC input supply pin, absolute maximum 30 V, with a guaranteed dropout of 1.3 V typ / 1.5 V max at IO = 1.5 A.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package TO-252-2(DPAK)
Category Power Management (PMIC)
Pins 3

CAD (KiCad official)

  • Symbol: LD1086DT50TR
  • Footprint: Package_TO_SOT_SMD:TO-252-2
  • 3D model: TO-252-2(DPAK) (KiCad packages3D, STEP)
  • 3D model files: ld1086dt50tr-etched.step / ld1086dt50tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ld1086dt50tr.step / ld1086dt50tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (42 pp, sha256 bf3009be311b2866, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF