component
L8550HRLT1G
Public Made by Adomby adom
LRC Bipolar (BJT), SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownL8550HRLT1G
LRC · Bipolar (BJT) · SOT-23
L8550HRLT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BASE | passive | Base terminal of the PNP transistor; the datasheet gives no separate limit for this pin beyond the absolute maximum ratings for the device (VCEO -25 V, VCBO -40 V, VEBO -5 V, IC -1500 mAdc, Tj/Tstg -55 to +150 °C). |
| 2 | EMITTER | passive | Emitter terminal of the PNP transistor; the datasheet gives no separate limit for this pin beyond the absolute maximum ratings for the device (VCEO -25 V, VCBO -40 V, VEBO -5 V, IC -1500 mAdc, Tj/Tstg -55 to +150 °C). |
| 3 | COLLECTOR | passive | Collector terminal of the PNP transistor; the datasheet gives no separate limit for this pin beyond the absolute maximum ratings for the device (VCEO -25 V, VCBO -40 V, VEBO -5 V, IC -1500 mAdc, Tj/Tstg -55 to +150 °C). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOT-23 |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Collector-Emitter Breakdown Voltage | V(BR)CEO | -25 | V | IC=-1.0mA | 2 | ||
| Emitter-Base Breakdown Voltage | V(BR)EBO | -5 | V | IE=-100µA | 2 | ||
| Collector-Base Breakdown Voltage | V(BR)CBO | -40 | V | IC=-100µA | 2 | ||
| Collector Cutoff Current | ICBO | -150 | nA | VCB=-35V | 2 | ||
| Emitter Cutoff Current | IEBO | -150 | nA | VEB=-4V | 2 | ||
| DC Current Gain (grade R) | hFE | 200 | 400 | IC=-100mA,VCE=-1V | 2 | ||
| Collector-Emitter Saturation Voltage | VCE(S) | -0.5 | V | IC=-800mA,IB=-80mA | 2 | ||
| Collector-Emitter Voltage | VCEO | -25 | V | 1 | |||
| Collector-Base Voltage | VCBO | -40 | V | 1 | |||
| Emitter-Base Voltage | VEBO | -5 | V | 1 | |||
| Collector Current | IC | -1500 | mAdc | 1 | |||
| Total Device Dissipation, FR-5 Board | PD | 225 | mW | TA=25°C, FR-5 board (1) | 1 | ||
| Total Device Dissipation, Alumina Substrate | PD | 300 | mW | TA=25°C, Alumina substrate (2) | 1 | ||
| Thermal Resistance, Junction to Ambient, FR-5 Board | RθJA | 556 | °C/W | FR-5 board (1) | 1 | ||
| Thermal Resistance, Junction to Ambient, Alumina Substrate | RθJA | 417 | °C/W | Alumina substrate (2) | 1 | ||
| Junction and Storage Temperature | Tj,Tstg | -55 | 150 | °C | 1 |
CAD (KiCad official)
- Symbol:
L8550HRLT1G - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
l8550hrlt1g-etched.step/l8550hrlt1g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);l8550hrlt1g.step/l8550hrlt1g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (3 pp, sha256
3f011c71f4341b9f, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).