component
L7983PUR
Public Made by Adomby adom
STMicroelectronics DC-DC Converters, DFN-10(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 22d ago |
| viewers | 22d ago |
| l7983pur-etched.glb | 22d ago |
| l7983pur-etched.step | 22d ago |
| l7983pur-hero.glb | 22d ago |
| l7983pur-hero.overlay.json | 22d ago |
| l7983pur.glb | 22d ago |
| l7983pur.kicad_mod | 22d ago |
| l7983pur.kicad_sym | 22d ago |
| l7983pur.lbr | 22d ago |
| l7983pur.step | 22d ago |
| package.json | 22d ago |
| page.json | 17d ago |
| README.md | 17d ago |
L7983PUR
STMicroelectronics · DC-DC Converters · DFN-10(3x3)
L7983PUR from STMicroelectronics, in a DFN-10(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT/FB | input | Output voltage sensing pin; on the adjustable L7983PUR it operates as FB, sensing the output through an external resistor divider, and its absolute maximum rating is -0.3 V to 5.5 V. |
| 2 | VBIAS | power_in | Input supply of the integrated LDO, typically connected to the regulated output or an auxiliary rail, with an absolute maximum rating of -0.3 V to VIN + 0.3 V or max. 14 V; connect to GND if not used. |
| 3 | VCC | power_out | Output of the integrated LDO that supplies the internal analog circuitry, requiring a ceramic capacitor (470 nF typ.) to filter the internal voltage reference, with an absolute maximum of -0.3 V to VIN + 0.3 V or max. 3.6 V. |
| 4 | FSW | passive | Switching frequency programming pin, where an external resistor is connected to VCC or GND, with an absolute maximum rating of -0.3 V to VCC + 0.3 V. |
| 5 | LNM/LCM | input | Dynamic selection between Low Consumption Mode (LCM, active low) and Low Noise Mode (LNM, active high), which can also be used as the clock-in pin for synchronization to an external clock. |
| 6 | RST | output | Active low open-collector output for output monitoring and power-up reset sequencing, driven low impedance when the output is out of regulation and released once the output becomes valid. |
| 7 | EN/UVLO | input | Active high enable pin, VIN compatible, which can be used with an external resistor divider to adjust the input undervoltage lockout, with an absolute maximum rating of -0.3 V to VIN + 0.3 V. |
| 8 | VIN | power_in | DC input voltage, operating from 3.5 V to 60 V with an absolute maximum rating of -0.3 V to 63 V. |
| 9 | LX | output | Switching node of the regulator, with an absolute maximum rating of -0.3 V to VIN + 0.3 V. |
| 10 | GND | power_in | Ground reference pin of the device. |
| 11 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | DFN-10(3x3) |
| Category | Power Management (PMIC) |
| Pins | 11 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VIN turn-on | VINH | 2.6 | 2.8 | 3 | V | VIN rising | 7 |
| VIN turn-off | VINL | 2.5 | 2.7 | 2.9 | V | VIN falling | 7 |
| Enable ON threshold | VENH | 1.1 | 1.2 | 1.3 | V | VEN rising | 7 |
| Enable OFF threshold | VENL | 0.9 | 1 | 1.1 | V | VEN falling | 7 |
| Peak current limit | IPK | 0.42 | 0.47 | 0.52 | A | Duty cycle < 20% | 7 |
| Peak current limit, closed loop | IPK | 0.35 | 0.39 | 0.43 | A | Duty cycle = 100%, closed loop operation | 7 |
| Valley current limit | IVY | 0.43 | 0.52 | 0.61 | A | 7 | |
| Selected switching frequency | fSW | 450 | 500 | 550 | kHz | RFSW = 5.6 kΩ | 7 |
| Selected switching frequency | fSW | 900 | 1000 | 1100 | kHz | RFSW = 0 Ω | 7 |
| Selected switching frequency | fSW | 1980 | 2200 | 2420 | kHz | RFSW = 56 kΩ | 7 |
| Duty cycle | D | 0 | 100 | % | 7 | ||
| Internal soft-start time | tSS | 1.3 | 2 | 2.7 | ms | 7 | |
| VCC LDO output voltage | VCC | 2.9 | 3.3 | 3.6 | V | VBIAS = GND | 7 |
| Voltage feedback, L7983PUR | VREF | 0.844 | 0.85 | 0.856 | V | TJ = 25 °C | 8 |
| Voltage feedback, L7983PUR | VREF | 0.84 | 0.85 | 0.86 | V | -40 °C ≤ TJ ≤ 125 °C | 8 |
| Overvoltage trip (VOUT/VREF) | VOVP | 115 | 120 | 125 | % | 8 | |
| Synchronization range | fCLKIN | 180 | 2400 | kHz | 8 | ||
| CLKIN allowed high level | VCLKINH | 2 | 5 | V | 8 | ||
| CLKIN allowed low level | VCLKINL | 0 | 1.3 | V | 8 | ||
| LNM selection level | VLNM | 2 | 5 | V | 8 | ||
| LCM selection level | VLCM | 0 | 1.3 | V | 8 | ||
| RST release threshold (VOUT/VREF) | VRSTTHR | 90 | 92 | 94 | % | TJ = 25 °C | 8 |
| RST release threshold (VOUT/VREF) | VRSTTHR | 88 | 96 | % | -40 °C ≤ TJ ≤ 125 °C | 8 | |
| Power supply voltage (VIN) absolute maximum | VIN | -0.3 | 63 | V | 5 | ||
| VCC absolute maximum | VCC | -0.3 | V | 5 | |||
| EN/UVLO absolute maximum | EN/UVLO | -0.3 | V | 5 | |||
| LX absolute maximum | LX | -0.3 | V | 5 | |||
| VBIAS absolute maximum | VBIAS | -0.3 | V | 5 | |||
| VOUT/FB absolute maximum | VOUT/FB | -0.3 | 5.5 | V | 5 | ||
| High-side / low-side RMS switch current | IHS, ILS | 0.3 | A | 5 | |||
| Operating temperature range (TJ) | TJ | -40 | 150 | °C | 5 | ||
| Storage temperature range | TSTG | -65 | 150 | °C | 5 | ||
| Lead temperature (soldering) | TLEAD | 260 | °C | soldering 10 sec. | 5 | ||
| Power supply voltage (VIN) recommended | VIN | 3.5 | 60 | V | 6 | ||
| VBIAS recommended | VBIAS | 0 | 14 | V | 6 | ||
| Thermal resistance junction to ambient | RthJA | 50 | °C/W | device soldered on a standard demonstration board | 5 |
CAD (KiCad official)
- Symbol:
L7983PUR - Footprint:
Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm - 3D model: DFN-10(3x3) (KiCad packages3D, STEP)
- 3D model files:
l7983pur-etched.step/l7983pur-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);l7983pur.step/l7983pur.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (43 pp, sha256
ccf038b126583955, retrieved 2026-10-10, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).