component
L6986
Public Made by Adomby adom
STMicroelectronics DC-DC Converters, HTSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownL6986
STMicroelectronics · DC-DC Converters · HTSSOP-16-EP
L6986 from STMicroelectronics, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RST | output | Open collector output driven low when output voltage is out of regulation; released after adjustable time DELAY once output voltage exceeds active delay threshold. |
| 2 | VCC | power_out | Regulated LDO output (2.9-3.6 V) supplying embedded analog circuitry; requires ≥470 nF ceramic filter capacitor to GND. |
| 3 | SS/INH | input | Soft-start input with internal 4 µA charging current; open collector stage disables device when clamped to GND (INH mode). |
| 4 | SYNCH | input | Master/slave synchronization input; leave floating when not used in LNM. |
| 5 | FSW | input | Switching frequency selection via pinstrapping using pull-up to VCC or pull-down to GND (E24 series); active only before soft-start to minimize consumption. |
| 6 | MLF | input | Low noise mode/low consumption mode and active RST threshold selection via pinstrapping using pull-up to VCC or pull-down to GND (E24 series); active only before soft-start. |
| 7 | COMP | output | Error amplifier output with designed compensation network connected at this pin. |
| 8 | DELAY | input | External capacitor connected at this pin sets DELAY time to assert RST rising edge after output voltage exceeds reset threshold; floating pin makes RST behave as power-good output. |
| 9 | FB | input | Inverting input of error amplifier. |
| 10 | SGND | power_in | Signal ground reference. |
| 11 | PGND | power_in | Power ground reference. |
| 12 | PGND | power_in | Power ground reference. |
| 13 | LX | output | Switching node. |
| 14 | LX | output | Switching node. |
| 15 | VIN | power_in | DC input voltage with 4 to 38 V operating range. |
| 16 | VBIAS | input | Supply reference voltage typically connected to regulated output voltage; external voltage reference can be used to increase light-load efficiency; connect to GND if unused. |
| 17 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | HTSSOP-16-EP |
| Category | Power Management (PMIC) |
| Pins | 17 |
CAD (KiCad official)
- Symbol:
L6986 - Footprint:
Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm - 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
- 3D model files:
l6986-etched.step/l6986-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);l6986.step/l6986.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (68 pp, sha256
59e9f81936259e74, retrieved 2026-10-06, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).