component
L6982CDR
Public Made by Adomby adom
STMicroelectronics DC-DC Converters, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownL6982CDR
STMicroelectronics · DC-DC Converters · SO-8
L6982CDR from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SW | output | Switching node output to high-side MOSFET and bootstrap capacitor with absolute maximum voltage rating from -0.85 V to VIN + 0.3 V. |
| 2 | BOOT | output | Bootstrap capacitor node requiring 100 nF typical external capacitor connected between BOOT and SW pins with voltage rating from SW - 0.3 V to SW + 4 V. |
| 3 | VCC | power_in | Analog power supply input for embedded circuitry with ≥1 µF ceramic bypass capacitor required, rated from -0.3 V to Min(VIN + 0.3 V, 4 V). |
| 4 | FB/VOUT | input | Output voltage feedback input pin for external resistive divider regulation with 0.85 V reference voltage and rated from -0.3 V to 8 V. |
| 5 | EN/CLKIN | input | Digital enable input with 1.2 V rising and 1.0 V falling thresholds that supports external clock synchronization in LNM versions, rated from -0.3 V to VIN + 0.3 V. |
| 6 | AGND | power_in | Analog ground reference plane for the device. |
| 7 | VIN | power_in | DC input power supply accepting 3.5 V to 38 V operating range with absolute maximum rating from -0.3 V to 42 V. |
| 8 | PGND | power_in | Power ground return plane with maximum differential voltage to AGND of ±0.3 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SO-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
L6982CDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
l6982cdr-etched.step/l6982cdr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);l6982cdr.step/l6982cdr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (50 pp, sha256
5b5303e3f8b12ace, retrieved 2026-09-24, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).