Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

L6562ADTR

STMicroelectronics · AC-DC Controllers And Regulators · SO-8

L6562ADTR from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INV input Inverting input of the error amplifier that receives output voltage feedback through a resistor divider and also functions as an ON/OFF control input.
2 COMP output Output of the error amplifier with a compensation network placed between this pin and INV to achieve voltage control loop stability, high power factor, and low THD.
3 MULT input Main input to the multiplier connected to rectified mains voltage via a resistor divider, providing the sinusoidal reference to the current loop.
4 CS input Input to the PWM comparator that senses MOSFET current and compares it with an internal sinusoidal-shaped reference to determine turn-off, with 200ns leading-edge blanking for noise immunity.
5 ZCD input Boost inductor demagnetization sensing input for transition-mode operation where a negative-going edge triggers MOSFET turn-on.
6 GND power_in Ground serving as the current return for both the signal part of the IC and the gate driver.
7 GD output Gate driver output with 600mA source and 800mA sink capability, clamped at approximately 12V to prevent excessive gate voltages.
8 Vcc power_in Supply voltage input for both the signal part and gate driver, with operating range extended from 10.5V to 22V for increased headroom.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: L6562ADTR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: l6562adtr-etched.step / l6562adtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); l6562adtr.step / l6562adtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (20 pp, sha256 7213404bc49343f3, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF