Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

L6561D013TR

STMicroelectronics · AC-DC Controllers and Regulators · SOIC-8

L6561D013TR from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INV input Inverting input of the error amplifier. A resistive divider from the regulated output voltage connects to this pin to provide voltage feedback. Internal reference is 2.5V (±1% at Tj=25°C); input bias current typ. -0.1µA.
2 COMP output Output of the error amplifier. A feedback compensation network is placed between this pin and INV (pin 1). Upper clamp ~5.8V, lower clamp ~2.25V; source current typ. -4mA, sink typ. 4.5mA. Also carries the OVP triggering current (typ. 40µA).
3 MULT input Input of the multiplier stage. A resistive divider from the rectified mains connects to this pin, producing a voltage proportional to the rectified mains. Linear operating range 0 to 3V (typ. to 3.5V); multiplier gain K ≈ 0.6 1/V.
4 CS input Current sense input to the PWM comparator. Inductor current is sensed by an external resistor whose voltage is applied here. Internal reference clamp ~1.7V; input bias typ. -0.05µA; delay to output typ. 200ns. Absolute max -0.3 to 7V.
5 ZCD input Zero current detection input. Sensed from an auxiliary transformer winding to detect boost inductor demagnetization. Rising threshold typ. 2.1V, hysteresis typ. 0.5V. Grounding this pin (V < ~200mV disable threshold) disables the device. Upper clamp ~5.1V, lower clamp ~0.65V; abs. max 50mA source / -10mA sink.
6 GND power_in Ground reference / current return for driver and control circuits.
7 GD output Gate driver output. Push-pull totem-pole output capable of driving a Power MOSFET or IGBT with ±400mA peak (±700mA for 2µs abs. max). Rise/fall time typ. 40ns into 1nF load. Output actively pulled low (typ. 10mA) when VCC < UVLO.
8 VCC power_in Supply voltage for driver and control circuits. Operating range 11V to 18V (after turn-on); turn-on threshold typ. 12V, turn-off typ. 9.5V (hysteresis ~2.5V). Start-up current typ. 50µA, quiescent typ. 2.6mA, operating typ. 4mA. Internal 20V zener clamp; abs. max supply current 30mA.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • L6561D013TR
  • L6561D013TRD

CAD (KiCad official)

  • Symbol: L6561D013TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: l6561d013tr-etched.step / l6561d013tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); l6561d013tr.step / l6561d013tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (None pp, sha256 2be94714d796d4fb, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF