L5970D013TR
Public Made by Adomby adom
STMicroelectronics AC-DC Controllers and Regulators, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
09a3852
L5970D013TR
STMicroelectronics · AC-DC Controllers and Regulators · SOIC-8
L5970D013TR from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulator switching output. Connects to the external inductor/catch-diode node of the buck converter; delivers up to 1A at 1.2V-35V. |
| 2 | SYNC | bidirectional | Master/slave synchronization pin. Allows synchronizing multiple regulators to a common switching frequency. Absolute max -0.3 to 4V. |
| 3 | INH | input | Inhibit input (active high). A logic high disables the device. If unused, must be grounded; when left open, an internal pull-up disables the device. Absolute max -0.3V to Vcc. |
| 4 | COMP | output | Error amplifier output for loop/frequency compensation. Connect external RC compensation network (typ. 4.7kΩ + 22nF with 220pF shunt). |
| 5 | FB | input | Feedback input. Tying FB directly to the output yields a 1.23V output; an external resistive divider is required for higher output voltages. Absolute max 4V. |
| 6 | VREF | power_out | 3.3V (±2%) reference voltage output. No external stabilization capacitor is required. |
| 7 | GND | power_in | Device ground return. |
| 8 | VCC | power_in | Unregulated DC input supply, 4.4V to 36V operating (40V absolute max). Bypass with a low-ESR ceramic input capacitor (e.g. 10µF/35V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
L5970D013TR
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage | V8 | 40 | V | 5 | |||
| Output DC voltage | V1 | -1 | 40 | V | 5 | ||
| Output peak voltage | V1 | -5 | 40 | V | t = 0.1µs | 5 | |
| Analog pins 4 and 5 | V4, V5 | 4 | V | 5 | |||
| INH pin voltage | V3 | -0.3 | V | upper limit printed as VCC (not numeric) | 5 | ||
| SYNC pin voltage | V2 | -0.3 | 4 | V | 5 | ||
| Power dissipation | PTOT | 0.75 | W | TA ≤ 60°C | 5 | ||
| Operating junction temperature range | TJ | -40 | 150 | °C | 5 | ||
| Storage temperature range | TSTG | -55 | 150 | °C | 5 | ||
| Maximum thermal resistance junction-ambient, SO8 | RthJA | 120 | °C/W | package mounted on board | 5 | ||
| Operating input voltage range | VCC | 4.4 | 36 | V | Vo = 1.235V; Io = 2A (1) | 6 | |
| Mosfet on resistance | RDS(on) | 0.25 | 0.5 | Ω | 6 | ||
| Maximum limiting current | Il | 1.5 | 1.87 | 2.25 | A | VCC = 4.4V to 36V | 6 |
| Switching frequency | fs | 212 | 250 | 280 | KHz | (1) | 6 |
| Switching frequency | fs | 225 | 250 | 275 | KHz | 6 | |
| Duty cycle | 0 | 100 | % | 6 | |||
| Voltage feedback | V5 | 1.22 | 1.235 | 1.25 | V | 4.4V < VCC < 36V, 20mA < IO < 2A | 6 |
| Voltage feedback | V5 | 1.198 | 1.235 | 1.272 | V | (1) | 6 |
| Total operating quiescent current | Iqop | 3 | 5 | mA | (1) | 6 | |
| Quiescent current | Iq | 2.5 | mA | Duty cycle = 0; VFB = 1.5V | 6 | ||
| Total stand-by quiescent current | Iqst-by | 50 | 100 | µA | Vinh > 2.2V | 6 | |
| Total stand-by quiescent current | Iqst-by | 80 | 150 | µA | VCC = 36V; Vinh > 2.2V | 6 | |
| INH threshold voltage, device ON | 0.8 | V | Device ON | 6 | |||
| INH threshold voltage, device OFF | 2.2 | V | Device OFF | 6 | |||
| High level output voltage | VOH | 3.5 | V | VFB = 1V | 6 | ||
| Low level output voltage | VOL | 0.4 | V | VFB = 1.5V | 6 | ||
| Source output current | Io source | 200 | 300 | µA | VCOMP = 1.9V; VFB = 1V | 6 | |
| Sink output current | Io sink | 1 | 1.5 | mA | VCOMP = 1.9V; VFB = 1.5V | 6 | |
| Source bias current | Ib | 2.5 | 4 | µA | 7 | ||
| DC open loop gain | 50 | 65 | dB | RL = ∞ | 7 | ||
| Sync high input voltage | 2.5 | V | VCC = 4.4V to 36V; upper limit printed as VREF (not numeric) | 7 | |||
| Sync low input voltage | 0.74 | V | VCC = 4.4V to 36V | 7 | |||
| Slave sink current | 0.11 | 0.21 | mA | Vsync = 0.74V (2) | 7 | ||
| Slave sink current | 0.25 | 0.45 | mA | Vsync = 2.33V | 7 | ||
| Master output amplitude | 2.75 | 3 | V | Isource = 3mA | 7 | ||
| Output pulse width | 0.2 | 0.35 | µs | no load, Vsync = 1.65V | 7 | ||
| Reference voltage | 3.234 | 3.3 | 3.366 | V | IREF = 0 to 5mA; VCC = 4.4V to 36V | 7 | |
| Reference voltage | 3.2 | 3.3 | 3.399 | V | IREF = 0 to 5mA; VCC = 4.4V to 36V (1) | 7 | |
| Line regulation | 5 | 10 | mV | IREF = 0mA; VCC = 4.4V to 36V | 7 | ||
| Load regulation | 8 | 15 | mV | IREF = 0 to 5mA | 7 | ||
| Short circuit current | 10 | 18 | 30 | mA | 7 |
CAD (KiCad official)
- Symbol:
L5970D013TR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
l5970d013tr-etched.step/l5970d013tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);l5970d013tr.step/l5970d013tr.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
l5970d013tr.step |
122 KB | You want the bare part, or you mark your own boards. |
l5970d013tr-etched.step |
2.3 MB | You want the part with L5970D013TR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 561 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (17 pp, sha256
d13c9acf63805d28, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# L5970D013TR
**STMicroelectronics** · AC-DC Controllers and Regulators · SOIC-8
L5970D013TR from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulator switching output. Connects to the external inductor/catch-diode node of the buck converter; delivers up to 1A at 1.2V-35V. |
| 2 | SYNC | bidirectional | Master/slave synchronization pin. Allows synchronizing multiple regulators to a common switching frequency. Absolute max -0.3 to 4V. |
| 3 | INH | input | Inhibit input (active high). A logic high disables the device. If unused, must be grounded; when left open, an internal pull-up disables the device. Absolute max -0.3V to Vcc. |
| 4 | COMP | output | Error amplifier output for loop/frequency compensation. Connect external RC compensation network (typ. 4.7kΩ + 22nF with 220pF shunt). |
| 5 | FB | input | Feedback input. Tying FB directly to the output yields a 1.23V output; an external resistive divider is required for higher output voltages. Absolute max 4V. |
| 6 | VREF | power_out | 3.3V (±2%) reference voltage output. No external stabilization capacitor is required. |
| 7 | GND | power_in | Device ground return. |
| 8 | VCC | power_in | Unregulated DC input supply, 4.4V to 36V operating (40V absolute max). Bypass with a low-ESR ceramic input capacitor (e.g. 10µF/35V). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-8 |
| Category | PMIC |
| Pins | 8 |
## Ordering variants
Same part, different packaging or reel option.
- `L5970D013TR`
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage | V8 | | | 40 | V | | 5 |
| Output DC voltage | V1 | -1 | | 40 | V | | 5 |
| Output peak voltage | V1 | -5 | | 40 | V | t = 0.1µs | 5 |
| Analog pins 4 and 5 | V4, V5 | | | 4 | V | | 5 |
| INH pin voltage | V3 | -0.3 | | | V | upper limit printed as VCC (not numeric) | 5 |
| SYNC pin voltage | V2 | -0.3 | | 4 | V | | 5 |
| Power dissipation | PTOT | | | 0.75 | W | TA ≤ 60°C | 5 |
| Operating junction temperature range | TJ | -40 | | 150 | °C | | 5 |
| Storage temperature range | TSTG | -55 | | 150 | °C | | 5 |
| Maximum thermal resistance junction-ambient, SO8 | RthJA | | | 120 | °C/W | package mounted on board | 5 |
| Operating input voltage range | VCC | 4.4 | | 36 | V | Vo = 1.235V; Io = 2A (1) | 6 |
| Mosfet on resistance | RDS(on) | | 0.25 | 0.5 | Ω | | 6 |
| Maximum limiting current | Il | 1.5 | 1.87 | 2.25 | A | VCC = 4.4V to 36V | 6 |
| Switching frequency | fs | 212 | 250 | 280 | KHz | (1) | 6 |
| Switching frequency | fs | 225 | 250 | 275 | KHz | | 6 |
| Duty cycle | | 0 | | 100 | % | | 6 |
| Voltage feedback | V5 | 1.22 | 1.235 | 1.25 | V | 4.4V < VCC < 36V, 20mA < IO < 2A | 6 |
| Voltage feedback | V5 | 1.198 | 1.235 | 1.272 | V | (1) | 6 |
| Total operating quiescent current | Iqop | | 3 | 5 | mA | (1) | 6 |
| Quiescent current | Iq | | | 2.5 | mA | Duty cycle = 0; VFB = 1.5V | 6 |
| Total stand-by quiescent current | Iqst-by | | 50 | 100 | µA | Vinh > 2.2V | 6 |
| Total stand-by quiescent current | Iqst-by | | 80 | 150 | µA | VCC = 36V; Vinh > 2.2V | 6 |
| INH threshold voltage, device ON | | | | 0.8 | V | Device ON | 6 |
| INH threshold voltage, device OFF | | 2.2 | | | V | Device OFF | 6 |
| High level output voltage | VOH | 3.5 | | | V | VFB = 1V | 6 |
| Low level output voltage | VOL | | | 0.4 | V | VFB = 1.5V | 6 |
| Source output current | Io source | 200 | | 300 | µA | VCOMP = 1.9V; VFB = 1V | 6 |
| Sink output current | Io sink | 1 | | 1.5 | mA | VCOMP = 1.9V; VFB = 1.5V | 6 |
| Source bias current | Ib | 2.5 | | 4 | µA | | 7 |
| DC open loop gain | | 50 | | 65 | dB | RL = ∞ | 7 |
| Sync high input voltage | | 2.5 | | | V | VCC = 4.4V to 36V; upper limit printed as VREF (not numeric) | 7 |
| Sync low input voltage | | | | 0.74 | V | VCC = 4.4V to 36V | 7 |
| Slave sink current | | 0.11 | | 0.21 | mA | Vsync = 0.74V (2) | 7 |
| Slave sink current | | 0.25 | | 0.45 | mA | Vsync = 2.33V | 7 |
| Master output amplitude | | 2.75 | | 3 | V | Isource = 3mA | 7 |
| Output pulse width | | 0.2 | | 0.35 | µs | no load, Vsync = 1.65V | 7 |
| Reference voltage | | 3.234 | 3.3 | 3.366 | V | IREF = 0 to 5mA; VCC = 4.4V to 36V | 7 |
| Reference voltage | | 3.2 | 3.3 | 3.399 | V | IREF = 0 to 5mA; VCC = 4.4V to 36V (1) | 7 |
| Line regulation | | 5 | | 10 | mV | IREF = 0mA; VCC = 4.4V to 36V | 7 |
| Load regulation | | 8 | | 15 | mV | IREF = 0 to 5mA | 7 |
| Short circuit current | | 10 | 18 | 30 | mA | | 7 |
## CAD (KiCad official)
- Symbol: `L5970D013TR`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `l5970d013tr-etched.step` / `l5970d013tr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `l5970d013tr.step` / `l5970d013tr.glb` are the bare package body.
## 3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
| [`l5970d013tr.step`](l5970d013tr.step) | 122 KB | You want the bare part, or you mark your own boards. |
| [`l5970d013tr-etched.step`](l5970d013tr-etched.step) | 2.3 MB | You want the part with `L5970D013TR` already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a
texture or a decal: 561 faces against 147 in the bare model. It
survives export, section views, and rendering in any CAD tool, and it drops straight
into KiCad or Fusion with no extra setup.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [STMicroelectronics datasheet](https://www.st.com/resource/en/datasheet/l5970d013tr.pdf) (17 pp, sha256 `d13c9acf63805d28`, retrieved 2026-08-17, tier: manufacturer)
- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/l5970d013tr-datasheet.pdf)