component

L2N7002LT1G

Public Made by Adom

by adom

LRC MOSFETs, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsl2n7002lt1gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs l2n7002lt1g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers l2n7002lt1g: viewers · Ray 1mo ago
l2n7002lt1g-etched.fit.json l2n7002lt1g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
l2n7002lt1g-etched.glb l2n7002lt1g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
l2n7002lt1g-etched.step l2n7002lt1g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
l2n7002lt1g.glb Publish 0.1.0 · Ray 1mo ago
l2n7002lt1g.kicad_mod Publish 0.1.0 · Ray 1mo ago
l2n7002lt1g.kicad_sym Publish 0.1.0 · Ray 1mo ago
l2n7002lt1g.lbr Publish 0.1.0 · Ray 1mo ago
l2n7002lt1g.step Publish 0.1.0 · Ray 1mo ago
package.json l2n7002lt1g: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
page.json l2n7002lt1g: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md Initial commit: component/l2n7002lt1g · Ray 1mo ago

L2N7002LT1G

LRC · MOSFETs · SOT-23

L2N7002LT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GATE input Gate of N-channel MOSFET; VGS continuous ±20 V, VGS(th) 1.0-2.0 V at VDS=VGS, ID=250 µA.
2 SOURCE passive Source of N-channel MOSFET and body-diode anode; continuous body-diode source current IS 115 mAdc, pulsed ISM 800 mAdc.
3 DRAIN passive Drain of N-channel MOSFET; VDSS 60 V, continuous ID ±115 mAdc (TC=25 °C), pulsed IDM ±800 mAdc, RDS(on) max 7.5 Ω at VGS=5 V/ID=50 mA.

Key specifications

Parameter Value
Manufacturer LRC
Package SOT-23
Category Transistors/Thyristors
Pins 3

CAD (KiCad official)

  • Symbol: L2N7002LT1G
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: l2n7002lt1g-etched.step / l2n7002lt1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); l2n7002lt1g.step / l2n7002lt1g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LRC datasheet (6 pp, sha256 1dc34291b20fbdb9, retrieved 2026-09-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-4-6 (text+vision), consensus claude-opus-4-7 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF