component
KPY3203D
Public Made by Adomby adom
KIA Semicon Tech MOSFETs, DFN-8(5x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
KPY3203D
KIA Semicon Tech · MOSFETs · DFN-8(5x6)
KPY3203D from KIA Semicon Tech, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Source | passive | Source terminal of the P-channel MOSFET, listed in the datasheet pin function table with pins 2 and 3 as Source. |
| 2 | Source | passive | Source terminal of the P-channel MOSFET, listed in the datasheet pin function table with pins 1 and 3 as Source. |
| 3 | Source | passive | Source terminal of the P-channel MOSFET, listed in the datasheet pin function table with pins 1 and 2 as Source. |
| 4 | Gate | input | Gate terminal of the P-channel MOSFET; the gate-source voltage is limited to ±20 V per the absolute maximum ratings. |
| 5 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 6, 7 and 8 as Drain in the pin function table. |
| 6 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 5, 7 and 8 as Drain in the pin function table. |
| 7 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 5, 6 and 8 as Drain in the pin function table. |
| 8 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 5, 6 and 7 as Drain in the pin function table. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | KIA Semicon Tech |
| Package | DFN-8(5x6) |
| Category | Transistors/Thyristors |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
KPY3203D - Footprint:
Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm - 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
- 3D model files:
kpy3203d-etched.step/kpy3203d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);kpy3203d.step/kpy3203d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: KIA Semicon Tech datasheet (5 pp, sha256
75d89885a59bcf82, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# KPY3203D
**KIA Semicon Tech** · MOSFETs · DFN-8(5x6)
KPY3203D from KIA Semicon Tech, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Source | passive | Source terminal of the P-channel MOSFET, listed in the datasheet pin function table with pins 2 and 3 as Source. |
| 2 | Source | passive | Source terminal of the P-channel MOSFET, listed in the datasheet pin function table with pins 1 and 3 as Source. |
| 3 | Source | passive | Source terminal of the P-channel MOSFET, listed in the datasheet pin function table with pins 1 and 2 as Source. |
| 4 | Gate | input | Gate terminal of the P-channel MOSFET; the gate-source voltage is limited to ±20 V per the absolute maximum ratings. |
| 5 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 6, 7 and 8 as Drain in the pin function table. |
| 6 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 5, 7 and 8 as Drain in the pin function table. |
| 7 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 5, 6 and 8 as Drain in the pin function table. |
| 8 | Drain | passive | Drain terminal of the P-channel MOSFET, grouped with pins 5, 6 and 7 as Drain in the pin function table. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | KIA Semicon Tech |
| Package | DFN-8(5x6) |
| Category | Transistors/Thyristors |
| Pins | 9 |
## CAD (KiCad official)
- Symbol: `KPY3203D`
- Footprint: `Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm`
- 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
- 3D model files: `kpy3203d-etched.step` / `kpy3203d-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `kpy3203d.step` / `kpy3203d.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [KIA Semicon Tech datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8604425371148840960) (5 pp, sha256 `75d89885a59bcf82`, retrieved 2026-10-09, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/kpy3203d-datasheet.pdf)