main
Ray Publish 0.1.0 42a2d2a 4h ago
{
  "slug": "ixdi609siatr",
  "version": "0.1.0",
  "type": "component",
  "description": "IXYS Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "interface ics",
    "ixdi609siatr",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ixdi609siatr.kicad_sym",
    "ixdi609siatr.kicad_mod",
    "ixdi609siatr.glb",
    "ixdi609siatr.step",
    "ixdi609siatr.lbr",
    "docs/hero.png",
    "docs/ixdi609siatr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ixdi609siatr-hero.glb",
    "ixdi609siatr-hero.overlay.json",
    "ixdi609siatr-etched.glb"
  ],
  "component": {
    "mpn": "IXDI609SIATR",
    "manufacturer": "IXYS",
    "package": "SOIC-8",
    "pin_count": 8,
    "category": "Interface ICs",
    "subcategory": "Pre-ordered Chips",
    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/4b72d59059f1f203f3784038ec16db95.pdf",
    "parts": {
      "symbol": "ixdi609siatr.kicad_sym",
      "footprint": "ixdi609siatr.kicad_mod",
      "model_3d": "ixdi609siatr-hero.glb",
      "model_3d_plain": "ixdi609siatr-etched.glb",
      "model_3d_step": "ixdi609siatr-etched.step",
      "model_3d_step_plain": "ixdi609siatr.step",
      "lbr": "ixdi609siatr.lbr"
    },
    "distributor_links": {
      "lcsc": "C2676943",
      "digikey": "212-IXDI609SIATR-ND",
      "mouser": "849-IXDI609SIATR"
    },
    "distributor_check": {
      "checked_at": "2026-10-30T17:07:21Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "212-IXDI609SIATR-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "849-IXDI609SIATR",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage pin that powers the device, recommended 4.5V to 35V (absolute maximum 40V)."
      },
      {
        "number": "2",
        "name": "IN",
        "type": "input",
        "description": "Logic input (CMOS compatible); IXDI609 is inverting, so IN high drives OUT low, and the input withstands -5V to VCC+0.3V."
      },
      {
        "number": "3",
        "name": "NC",
        "type": "unconnected",
        "description": "Not connected internally on the IXDI609 (this pin is EN only on the IXDD609)."
      },
      {
        "number": "4",
        "name": "GND",
        "type": "power_in",
        "description": "Ground, common ground reference for the device."
      },
      {
        "number": "5",
        "name": "GND",
        "type": "power_in",
        "description": "Ground, common ground reference for the device."
      },
      {
        "number": "6",
        "name": "OUT",
        "type": "output",
        "description": "Output that sources or sinks up to 9A peak (2A continuous at 25°C) to turn a discrete MOSFET or IGBT on or off."
      },
      {
        "number": "7",
        "name": "OUT",
        "type": "output",
        "description": "Output that sources or sinks up to 9A peak (2A continuous at 25°C) to turn a discrete MOSFET or IGBT on or off."
      },
      {
        "number": "8",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage pin that powers the device, recommended 4.5V to 35V (absolute maximum 40V)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The pin configuration drawing on page 3 is garbled in the text extraction, so the pin-number-to-labe; The overbar on the OUT names was lost in extraction. The table lists one OUT as the output and one a; The datasheet gives no separate pin-level description for the two VCC pins or the two GND pins. Desc"
        ],
        "pages_sent": 14,
        "cost_usd": 0.0865,
        "at": "2026-10-30T17:07:07"
      },
      "datasheet": {
        "url": "https://datasheet.lcsc.com/datasheet/pdf/4b72d59059f1f203f3784038ec16db95.pdf",
        "pages": 14,
        "sha256": "f7a2276a0481ea78",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ixdi609siatr.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
        "checked": "2026-10-30",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ixdi609siatr-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "564888df7c286bfe17e2d89093516045a42a64d5b8a75708ea6c6c82512014a8",
        "checked": "2026-10-30",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ],
    "package_dims": {
      "package_code": "SIA (8-Pin SOIC)",
      "source_page": 11,
      "D": {
        "nom_mm": 4.9,
        "range_mm": [
          4.8,
          5.0
        ]
      },
      "E1": {
        "nom_mm": 3.9,
        "range_mm": [
          3.8,
          4.0
        ]
      },
      "E": {
        "nom_mm": 6.0,
        "range_mm": [
          5.8,
          6.2
        ]
      },
      "e": {
        "nom_mm": 1.27,
        "range_mm": [
          null,
          null
        ]
      },
      "A": {
        "nom_mm": 1.75,
        "range_mm": [
          null,
          1.75
        ]
      },
      "source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
      "model_check": {
        "file": "ixdi609siatr.step",
        "verdict": "PASS",
        "reasons": [
          "height and body within the datasheet's package drawing"
        ],
        "by": "factory/package_fit.py"
      }
    }
  }
}