component
IW673-20
Public Made by Adomby adom
RENESAS AC-DC Controllers And Regulators, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 10d ago |
| viewers | 10d ago |
| iw673-20-etched.glb | 10d ago |
| iw673-20-etched.step | 10d ago |
| iw673-20-hero.glb | 10d ago |
| iw673-20-hero.overlay.json | 10d ago |
| iw673-20.glb | 10d ago |
| iw673-20.kicad_mod | 10d ago |
| iw673-20.kicad_sym | 10d ago |
| iw673-20.lbr | 10d ago |
| iw673-20.step | 10d ago |
| package.json | 10d ago |
| page.json | 10d ago |
| README.md | 10d ago |
IW673-20
RENESAS · AC-DC Controllers And Regulators · SOT-23-6
IW673-20 from RENESAS, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DRAIN | input | Synchronous rectifier MOSFET drain voltage sensing and the Pulse Linear Regulator (PLR) input, with absolute maximum voltage of -1.5 to 60 V. |
| 2 | SOURCE | input | Synchronous rectifier MOSFET source voltage sensing input, with absolute maximum voltage of -0.6 to 1 V. |
| 3 | OUT | output | Synchronous rectifier MOSFET driver output, with gate peak output current of ±3 A absolute maximum. |
| 4 | GND | power_in | Ground. |
| 5 | VCC | power_in | Output of internal LDO and PLR providing bias voltage for the internal logic circuit and the MOSFET driver; connect this pin to a capacitor (absolute maximum -0.6 to 6 V). |
| 6 | VIN | power_in | Input of internal LDO and system output voltage sensing circuit, connected to adapter/charger output; the LDO clamps VCC at 5V when VIN > 5V and VIN also feeds the PLR enable and SR enable comparators (absolute maximum -0.3 to 33 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RENESAS |
| Package | SOT-23-6 |
| Category | Power Management (PMIC) |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VIN DC supply voltage range | VIN | -0.3 | 33 | V | pin 6, ICC = 15mA max | 4 | |
| Continuous DC supply current at VIN pin | IVO | 15 | mA | VIN = 30V | 4 | ||
| Continuous DC supply current at VCC pin | IVCC | 15 | mA | VCC = 5.5V | 4 | ||
| Gate peak output current | IG | -3 | 3 | A | 4 | ||
| DRAIN pin voltage | VD | -1.5 | 60 | V | Note 1: should not be below -0.6V for more than 500 ns | 4 | |
| DRAIN pin peak current | IDRAIN | -40 | 300 | mA | 4 | ||
| SOURCE pin voltage | VSOURCE | -0.6 | 1 | V | 4 | ||
| VCC pin voltage | VCC | -0.6 | 6 | V | 4 | ||
| Junction temperature | TJ | -40 | 150 | °C | 4 | ||
| Storage temperature | -65 | 150 | °C | 4 | |||
| ESD rating | 2000 | V | per JEDEC JESD22-A114 | 4 | |||
| Thermal resistance junction-to-ambient | θJA | 190 | °C/W | 4 |
CAD (KiCad official)
- Symbol:
IW673-20 - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
iw673-20-etched.step/iw673-20-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);iw673-20.step/iw673-20.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: RENESAS datasheet (7 pp, sha256
56f61908b0221b5b, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).