Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISOW7742FQDFMRQ1

Texas Instruments · Digital Isolators (With Power) · SOIC-20

ISOW7742FQDFMRQ1 from Texas Instruments, in a SOIC-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIO power_in Side 1 logic supply, with a recommended range of 1.71 V to 5.5 V.
2 INA input Input channel A.
3 INB input Input channel B.
4 OUTC output Output channel C on ISOW7742-Q1.
5 OUTD output Output channel D.
6 GNDIO power_in Ground connection for VIO; GND1 and GNDIO need to be shorted on board.
7 EN_IO1 input Output Enable 1: high or open enables side 1 channel outputs; low puts them in high impedance and disables the side 1 input transmitters.
8 EN/FLT bidirectional Multi-function pin used either as power converter enable input (high to the VIO level enables, low at GND1 level disables) or as an active-low fault output needing a pull-up of 5 kΩ or greater.
9 VDD power_in Side 1 DC-DC converter power supply, with a range of 3 V to 5.5 V.
10 GND1 power_in Ground connection for VDD; GND1 and GNDIO need to be shorted on board.
11 GND2 power_in Ground connection for VISOOUT; GND2 and GISOIN can be shorted on board or connected through a ferrite bead.
12 VISOOUT power_out Isolated power converter output voltage; VISOIN and VISOOUT can be shorted on board or connected through a ferrite bead.
13 VSEL input VISOOUT selection pin: VISOOUT = 5 V when shorted to VISOOUT, 3.3 V when shorted to GND2.
14 EN_IO2 input Output Enable 2: high or open enables side 2 channel outputs; low puts them in high impedance and disables the side 2 input transmitters.
15 GISOIN power_in Ground connection for VISOIN; GND2 and GISOIN can be shorted on board or connected through a ferrite bead.
16 IND input Input channel D.
17 INC input Input channel C on ISOW7742-Q1.
18 OUTB output Output channel B.
19 OUTA output Output channel A.
20 VISOIN power_in Side 2 supply voltage for isolation channels; VISOIN and VISOOUT can be shorted on board or connected through a ferrite bead.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20
Category Signal Isolation Devices
Pins 20

CAD (KiCad official)

  • Symbol: ISOW7742FQDFMRQ1
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20 (KiCad packages3D, STEP)
  • 3D model files: isow7742fqdfmrq1-etched.step / isow7742fqdfmrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); isow7742fqdfmrq1.step / isow7742fqdfmrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (59 pp, sha256 5f94cde786001b58, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF