Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

Download PDF

Contents

Pinout
Key specifications
CAD (KiCad official)
Provenance

README

markdown

ISO7842DWWR

Texas Instruments · Digital Isolators · SOIC-16-300mil

ISO7842DWWR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	VCC1	power_in	Input-side (side 1) supply; recommended supply range is 2.25 V to 5.5 V, and the datasheet specifies a 0.1 µF decoupling capacitor between VCC1 and GND1.
2	GND1	power_in	Ground connection for the side 1 supply VCC1.
3	INA	input	Input channel A on side 1; logic high is VIH ≥ 0.7 × VCCI and logic low is VIL ≤ 0.3 × VCCI.
4	INB	input	Input channel B on side 1; logic high is VIH ≥ 0.7 × VCCI and logic low is VIL ≤ 0.3 × VCCI.
5	OUTC	output	Output channel C on side 1 (reverse-direction channel); drives to VCCO with IOH limited to −4 mA at 5 V, −2 mA at 3.3 V and −1 mA at 2.5 V.
6	OUTD	output	Output channel D on side 1 (reverse-direction channel); drives to VCCO with IOH limited to −4 mA at 5 V, −2 mA at 3.3 V and −1 mA at 2.5 V.
7	EN1	input	Output enable for side 1; high or open enables the side 1 outputs, and low puts them in high impedance.
8	GND1	power_in	Ground connection for the side 1 supply VCC1 (second GND1 pin).
9	GND2	power_in	Ground connection for the side 2 supply VCC2.
10	EN2	input	Output enable for side 2; high or open enables the side 2 outputs, and low puts them in high impedance.
11	IND	input	Input channel D on side 2; logic high is VIH ≥ 0.7 × VCCI and logic low is VIL ≤ 0.3 × VCCI.
12	INC	input	Input channel C on side 2; logic high is VIH ≥ 0.7 × VCCI and logic low is VIL ≤ 0.3 × VCCI.
13	OUTB	output	Output channel B on side 2 (reverse-direction channel); drives to VCCO with IOH limited to −4 mA at 5 V, −2 mA at 3.3 V and −1 mA at 2.5 V.
14	OUTA	output	Output channel A on side 2 (reverse-direction channel); drives to VCCO with IOH limited to −4 mA at 5 V, −2 mA at 3.3 V and −1 mA at 2.5 V.
15	GND2	power_in	Ground connection for the side 2 supply VCC2 (second GND2 pin).
16	VCC2	power_in	Output-side (side 2) supply; recommended supply range is 2.25 V to 5.5 V, and the datasheet specifies a 0.1 µF decoupling capacitor between VCC2 and GND2.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	SOIC-16-300mil
Category	Communication Interface Chip/UART/485/232
Pins	16

CAD (KiCad official)

Symbol: ISO7842DWWR
Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
3D model: SOIC-16-300mil (KiCad packages3D, STEP)
3D model files: iso7842dwwr-etched.step / iso7842dwwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7842dwwr.step / iso7842dwwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (39 pp, sha256 f06d4d581aa89f85, retrieved 2026-10-10, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF