Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISO7760DWR

Texas Instruments · Digital Isolators · SOIC-16-300mil

ISO7760DWR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Input-side power supply, 2.25 V to 5.5 V operating range.
2 INA input Digital input channel A; high-level threshold 0.7×VCCI to VCCI, low-level 0 to 0.3×VCCI.
3 INB input Digital input channel B; high-level threshold 0.7×VCCI to VCCI, low-level 0 to 0.3×VCCI.
4 INC input Digital input channel C; high-level threshold 0.7×VCCI to VCCI, low-level 0 to 0.3×VCCI.
5 IND input Digital input channel D; high-level threshold 0.7×VCCI to VCCI, low-level 0 to 0.3×VCCI.
6 INE input Digital input channel E; high-level threshold 0.7×VCCI to VCCI, low-level 0 to 0.3×VCCI.
7 INF input Digital input channel F; high-level threshold 0.7×VCCI to VCCI, low-level 0 to 0.3×VCCI.
8 GND1 power_in Input-side ground reference for VCC1.
9 GND2 power_in Output-side ground reference for VCC2.
10 OUTF output Digital output channel F isolated across SiO2 barrier; 0.2 to 0.4 V low and VCCO-0.4 to 4.8 V high at 5V supply.
11 OUTE output Digital output channel E isolated across SiO2 barrier; 0.2 to 0.4 V low and VCCO-0.4 to 4.8 V high at 5V supply.
12 OUTD output Digital output channel D isolated across SiO2 barrier; 0.2 to 0.4 V low and VCCO-0.4 to 4.8 V high at 5V supply.
13 OUTC output Digital output channel C isolated across SiO2 barrier; 0.2 to 0.4 V low and VCCO-0.4 to 4.8 V high at 5V supply.
14 OUTB output Digital output channel B isolated across SiO2 barrier; 0.2 to 0.4 V low and VCCO-0.4 to 4.8 V high at 5V supply.
15 OUTA output Digital output channel A isolated across SiO2 barrier; 0.2 to 0.4 V low and VCCO-0.4 to 4.8 V high at 5V supply.
16 VCC2 power_in Output-side power supply, 2.25 V to 5.5 V operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISO7760DWR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: iso7760dwr-etched.step / iso7760dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7760dwr.step / iso7760dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (53 pp, sha256 e874ba7120e9c3d8, retrieved 2026-09-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF