Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISO7741QDBQRQ1

Texas Instruments · Digital Isolators · SSOP-16

ISO7741QDBQRQ1 from Texas Instruments, in a SSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Side-1 supply voltage, specified at 2.25 V to 5.5 V, with a 0.1 µF decoupling capacitor recommended between VCC1 and GND1.
2 GND1 power_in Ground connection for the side-1 supply VCC1.
3 INA input Logic input for channel A on side 1; the input high threshold is 0.7 × VCCI minimum and the input low threshold is 0.3 × VCCI maximum.
4 INB input Logic input for channel B on side 1; the input high threshold is 0.7 × VCCI minimum and the input low threshold is 0.3 × VCCI maximum.
5 INC input Logic input for channel C on side 1; the input high threshold is 0.7 × VCCI minimum and the input low threshold is 0.3 × VCCI maximum.
6 OUTD output Output of channel D on side 2, which follows the channel D input logic state while its output is enabled.
7 EN1 input Output enable for side 1: driving EN1 high or leaving it open enables the side-1 outputs, and driving it low places them in high impedance.
8 GND1 power_in Ground connection for the side-1 supply VCC1.
9 GND2 power_in Ground connection for the side-2 supply VCC2.
10 EN2 input Output enable for side 2: driving EN2 high or leaving it open enables the side-2 outputs, and driving it low places them in high impedance.
11 IND input Logic input for channel D on side 2; the input high threshold is 0.7 × VCCI minimum and the input low threshold is 0.3 × VCCI maximum.
12 OUTC output Output of channel C on side 2, which follows the channel C input logic state while its output is enabled.
13 OUTB output Output of channel B on side 2, which follows the channel B input logic state while its output is enabled.
14 OUTA output Output of channel A on side 2, which follows the channel A input logic state while its output is enabled.
15 GND2 power_in Ground connection for the side-2 supply VCC2.
16 VCC2 power_in Side-2 supply voltage, specified at 2.25 V to 5.5 V, with a 0.1 µF decoupling capacitor recommended between VCC2 and GND2.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-16
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISO7741QDBQRQ1
  • Footprint: Package_SO:SSOP-16_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-16 (KiCad packages3D, STEP)
  • 3D model files: iso7741qdbqrq1-etched.step / iso7741qdbqrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7741qdbqrq1.step / iso7741qdbqrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (55 pp, sha256 3fc23e4a8eb8bc39, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF